

# SERVICING HANDBOOK

## Volume 1

# 4920M

**Alternating Voltage  
Measurement Standard**



Datron Instruments Ltd. 52 Hurricane Way, Norwich Airport, Norwich, Norfolk NR6 6JB, England.  
Documentation Part No. 850262-1

MOD LEVEL 3

# SERVICING HANDBOOK

for

# THE DATRON 4920M

## ALTERNATING VOLTAGE MEASUREMENT STANDARD

Volume 1

Calibration and Servicing  
Information

Technical Descriptions

For any assistance contact your nearest Datron Sales and Service center.  
Addresses can be found at the back of this handbook.

850262

Issue 1 (July 1990)




# DANGER

## HIGH VOLTAGE



**THIS INSTRUMENT IS CAPABLE  
OF DELIVERING  
A LETHAL ELECTRIC SHOCK !  
when connected to a high voltage source**



Input plugs carry the Full  
Input Voltage

**THIS CAN KILL !**



**Overvoltage can  
damage your  
instrument !**

Unless **you** are **sure** that it is **safe** to do so,  
**DO NOT TOUCH**  
any **terminals** connected to the **inputs**

# DANGER

# Volume 1 Contents

Servicing Diagrams and Component Lists.

Refer to Volume 2

General Description, Installation, Controls, Operation, Remote Applications;  
Specifications, Specification Verification and Routine Calibration.

Refer to  
User's Handbook

Section	Title	Page
<b>1</b>	<b>CALIBRATION</b>	
1.1	<b>Routine Calibration References .....</b>	<b>1-1</b>
1.2	<b>Internal Access .....</b>	<b>1-1</b>
1.3	<b>Remote Calibration via the IEEE 488 Interface .....</b>	<b>1-1</b>
1.4	<b>Special Calibration .....</b>	<b>1-1</b>
1.4.1	Entry into the SPCL Menu .....	1-2
1.4.2	Wideband Linearity Calibration - 'WLin' Key .....	1-4
1.4.3	10Hz Filter Calibration - 'Filt' Key .....	1-4
1.4.4	Flatness Calibration - 'Flat' Key .....	1-5
1.4.5	ACV Linearity Calibration - 'ALin' Key .....	1-13
1.4.6	Clear the Non-Volatile RAM Calibration Memory - 'ClrNV' Key .....	1-14
<b>2</b>	<b>GUIDE TO 4920M FAULT DIAGNOSIS</b>	
2.1	<b>Introduction .....</b>	<b>2-1</b>
2.1.1	Use of Error Codes .....	2-1
2.1.2	Code Groupings .....	2-1
2.1.3	'Operational' and 'Diagnostic' Selftest .....	2-2
2.1.4	References .....	2-2
2.2	<b>9000 Series Codes - Fatal System Errors .....</b>	<b>2-2</b>
2.2.1	Introduction .....	2-2
2.2.2	Immediate Action .....	2-2
2.2.3	Fatal System Error Codes .....	2-2
2.3	<b>Command Errors .....</b>	<b>2-3</b>
2.3.1	Introduction .....	2-3
2.3.2	Local Operation .....	2-3
2.3.3	Remote Operation .....	2-3
2.4	<b>1000 Series Codes - Execution Errors .....</b>	<b>2-3</b>
2.4.1	Introduction .....	2-3
2.4.2	Local Operation .....	2-3
2.4.3	Remote Operation .....	2-3
2.4.4	Execution Error Codes .....	2-3
2.5	<b>Device-Dependent Errors - Index .....</b>	<b>2-4</b>
2.5.1	Introduction .....	2-4
2.5.2	Local Operation .....	2-4
2.5.3	Remote Operation .....	2-4
2.5.4	Index of Device-Dependent Error Codes - Normal and Calibration Operations .....	2-5
2.5.5	Index of Device-Dependent Error Codes - Selftest Operations .....	2-6
2.6	<b>4000 Series Codes - Fault Localization .....</b>	<b>2-8</b>
2.6.1	Selftests .....	2-8
2.7	<b>Test Descriptions .....</b>	<b>2-8</b>
2.7.1	General .....	2-8
2.7.2	Selftest Error Codes .....	2-8
2.7.3	Test Pathways .....	2-8
2.7.4	Access to Test Pathways via the 4920M Menu Keys .....	2-8
2.7.5	Activating the Test Pathway .....	2-9
2.7.6	List of Diagnostic Tests (Test Descriptions) .....	2-10

Section	Title	Page
<b>3</b>	<b>DISMANTLING AND REASSEMBLY</b>	
3.1	<b>General Precautions</b> .....	<b>3-1</b>
3.1.1	WARNING .....	3-1
3.1.2	CAUTIONS .....	3-1
3.2	<b>General Mechanical Layout</b> .....	<b>3-1</b>
3.2.1	Front Panel .....	3-1
3.2.2	Rear Panel .....	3-1
3.3	<b>Location and Access</b> .....	<b>3-2</b>
3.3.1	External Construction .....	3-2
3.3.2	Internal Construction .....	3-2
3.4	<b>General Access</b> .....	<b>3-3</b>
3.4.1	Top Cover .....	3-3
3.4.2	Bottom Cover .....	3-3
3.4.3	Front Bezel .....	3-4
3.4.4	Rear Panel Assembly .....	3-4
3.5	<b>Sub-Assembly Removal and Fitting</b> .....	<b>3-5</b>
3.5.1	Digital PCB .....	3-5
3.5.2	Display PCB .....	3-6
3.5.3	Front Panel Switch PCB .....	3-6
3.5.4	'ACV' N-Type Input Socket .....	3-7
3.5.5	A-D / Control PCB .....	3-7
3.5.6	AC Wide Band PCB .....	3-8
3.5.7	High Accuracy ACV Preamplifier .....	3-8
3.5.8	High Accuracy ACV PCB .....	3-9
3.6	<b>Transformer Assemblies</b> .....	<b>3-10</b>
3.6.1	Mains (Line) Transformer .....	3-10
3.6.2	Low Voltage Transformer .....	3-11
<b>4</b>	<b>SERVICING</b>	
4.1	<b>Routine Servicing</b> .....	<b>4-1</b>
4.2	<b>Adjustment Following Replacement of PCBs</b> .....	<b>4-2</b>
4.3	<b>Lithium Battery - Replacement</b> .....	<b>4-3</b>
4.3.1	Digital Assembly 400933 - Procedure .....	4-3
4.3.2	Return to Use .....	4-3
<b>5</b>	<b>TECHNICAL DESCRIPTIONS</b>	
5.1	<b>Principles of Operation</b> .....	<b>5-3</b>
5.1.1	Simplified Block Diagram .....	5-3
5.1.2	General Description .....	5-3
5.2	<b>PCB Descriptions</b> .....	<b>5-7</b>
5.2.1	High Accuracy AC Pre-amp PCB .....	5-7
5.2.2	High Accuracy AC PCB .....	5-8
5.2.3	Wide Band AC PCB .....	5-14
5.2.4	Analog-to-Digital Conversion .....	5-16
5.2.5	Internal References .....	5-21
5.2.6	Digital PCB .....	5-22
5.2.7	Serial Data Interface .....	5-28

# List of Illustrations

Section	Title	Page
<b>1</b>	<b>CALIBRATION</b>	
	CAL and SPCL Menus .....	1-2
	SPCL Group of Menus - Overall View .....	1-3
Fig. 1.4.1	Flatness Calibration - Interconnections for ACV Ranges and 1V WBV Range .....	1-7
Fig. 1.4.2	WBV 3V Range Flatness Calibration - Interconnections .....	1-11
Fig. 1.4.3	"ALIn" ACV Linearity Calibration - Interconnections .....	1-12
<b>2</b>	<b>GUIDE TO 4920M FAULT DIAGNOSIS</b>	
	Activating the Test Pathway .....	2-9
<b>3</b>	<b>DISMANTLING AND REASSEMBLY</b>	
	No Illustrations	
<b>4</b>	<b>SERVICING</b>	
Fig. 4.1	View of Battery from Rear of Instrument.....	4-3
<b>5</b>	<b>TECHNICAL DESCRIPTIONS</b>	
Fig. 5.1.1.1	4920M Simplified Block Diagram .....	5-1
Fig. 5.1.2.1	High Accuracy AC Measurement Cycle .....	5-3
Fig. 5.1.2.2	Wideband AC Measurement Cycle .....	5-4/5
Fig. 5.2.1.1	High Accuracy Pre-amp PCB - Simplified Circuit Diagram .....	5-6
Fig. 5.2.2.1	High Accuracy AC PCB - Simplified Circuit Diagram .....	5-8
Fig. 5.2.2.2	Gilbert Multiplier - Simplified Circuit Diagram .....	5-10
Fig. 5.2.2.3	Quasi-Sinewave .....	5-12
Fig. 5.2.2.4	Overload Detection .....	5-13
Fig. 5.2.2.5	Frequency Counter .....	5-13
Fig. 5.2.3.1	Wideband AC PCB - Simplified Circuit Diagram .....	5-14
Fig. 5.2.4.1	A-D Converter - Simplified Schematic .....	5-16
Fig. 5.2.4.2	A-D Converter - Reset Cycle .....	5-17
Fig. 5.2.4.3	A-D Converter - Effect of 'Conversion Initiate' Signal .....	5-18
Fig. 5.2.4.4	Multiple Ramp Conversion - Positive Input .....	5-20
Fig. 5.2.6.1	Digital PCB -Block Diagram .....	5-22
Fig. 5.2.7.1	Serial Interface Functional Loop .....	5-28
Fig. 5.2.7.2	Serial Interface Write Cycle - Sequence .....	5-30
Fig. 5.2.7.3	Serial Interface Registers - Command Data .....	5-31
Fig. 5.2.7.4	Serial Interface Read Cycle - Sequence .....	5-32
Fig. 5.2.7.5	Serial Interface Registers - Measurement Data .....	5-33
Fig. 5.2.7.5	Serial Interface Test - Sequence .....	5-34

# SECTION 1 CALIBRATION

## 1.1 Routine Calibration

The main features of the routine calibration facilities are described in Section 4 of the User's Handbook. Routine calibration procedures are detailed in Section 8 of the User's Handbook

## 1.2 Internal Access

The high accuracy of the instrument demands that its internal environment remains undisturbed. This implies that a Routine or 'Special' (Maintenance) calibration must follow any internal access, such as battery-changing, fault-finding or replacement of PCBs. Refer to *Section 4*.

## 1.3 Remote Calibration via the IEEE 488 Interface

The 4920M is designed as an Alternating Voltage Measurement Standard, its levels of accuracy demanding that it be calibrated against primary laboratory standards. The traceabilities of such standards are derived through physical devices which are as yet not remotely programmable, although the calibration facilities of the 4920M are included in its conformity to IEEE 488.2, against a time when such standards are available on the bus.

It is possible to characterize an individual calibration standard such as the Datron model 4708 at the levels required to calibrate a 4920M to its specification. The Datron 'Portocal' system can be programmed to perform these tasks automatically providing a 4708 in the system is adequately characterized. If the 4920M is not required to operate at its full specification, a regular 4708 in a remote system (e.g. Portocal) can easily be programmed to perform this task.

## 1.4 Special Calibration

The main purpose of this section is to describe and detail procedures for five Special Calibrations which may be required under certain conditions. These are listed on the SPCL menu, which is accessed via the CAL menu. They are:

- WLIn** Internal calibration of the linearity of the 3V Wideband range. External input must not be connected.  
*Refer to paras 1.4.2.*
- Filt** Calibration of the internal 10Hz filter.  
*Refer to paras 1.4.3.*
- Flat** Flatness calibration all ranges.  
*Refer to paras 1.4.4.*
- ALIn** Calibration of the Normal Band linearity on the 10V High Accuracy ACV range.  
*Refer to paras 1.4.5.*
- ClrNv** Clearing a section of the non-volatile RAM.  
*Refer to paras 1.4.6.*

Movement between the special calibration menus is illustrated in detail overleaf.

## 1.4 Special Calibration (Contd.)

### 1.4.1 Entry into the SPCL Menu

#### CAL Group of Menus

A description of the User Interface is given in Section 3 of the User's Handbook for the main functions. If you are unfamiliar with the front panel controls, you should complete the quick tour which starts on Page 3-5.

To give an overall view, movement among the SPCL group of menus is described by the diagram on the opposite page.

#### Access to Special Calibration

To carry out any of the special calibrations it is first necessary to enter the SPCL menu via the CAL menu. The CAL menu is protected, and once active, the **Caltrig** key is enabled. For these reasons, users are referred to the 'Preparation' procedure detailed on page 8-5 of the User's handbook. Further details of the calibration facilities are described in Section 4 of the User's Handbook, beginning on page 4-20; the CAL menu description starts on page 4-21.

#### The CAL Menu



Once the CAL menu is active, pressing the **Spcl** soft key transfers via a warning 'Check' menu.

#### Check Menu



Pressing the **Yes** soft key transfers directly to the SPCL menu.


#### The SPCL Menu



The special calibrations highlighted in the above menu diagram are described in the following sub-sections 1.4.2 to 1.4.5. Sub-section 1.4.6 deals with clearance of the non-volatile RAM calibration memory.

# SPCL Group of Menus - Overall View

Rear Panel  
CALIBRATION switch  
to 'ENABLE'



Cal

CAL	
Cal Legend Lit	
Date	→
Ser#	→
Spcl	→
Freq	→
Set	→
Due	→

Refer to User's Handbook  
Section 4.

Not Routine Cal -  
PROCEED?

- No \*
- Yes

Providing the currently-selected function and range are correct; Caltrig triggers the selected calibration at the nominal cal point suggested by the input value and frequency. ‡

SPCL	
WLin	→
Filt	→
Flat	→
ALin	→
Set	→
Cir NV	→
Quit **	→

Caltrig

Providing the currently-selected function and range are correct; Caltrig triggers the selected calibration at the cal point defined by the SET value. †

SET VALUE	
±XXX.....E±XX	
Enter	→
Quit ‡	→

Numeric Keyboard

Caltrig

CLEAR NV RAM	
All	→
ALin	→
Flat	→
Gain	→
Quit ‡	→

WRITING NEW  
BITSUMS

NV RAM not  
cleared yet.

CLEAR NV RAM	
All	→
ALin	→
Flat	→
Gain	→
Quit ‡	→

Caltrig

Pressing Caltrig now clears the relevant area of Calstore NV RAM for the (Underlined) selection.

- \* = Reverts to CAL menu.
- ‡ = Reverts to SPCL menu.
- † = Escape via any front panel menu key.

### 1.4.2 Wideband Linearity Calibration - 'WLin' Key

*To calibrate linearity of the Wideband 3V range (calibration of the Thermal Voltage Converter and associated circuitry).*

#### 1.4.2.1 Method of Calibration

The **WLin** calibration injects internal stimuli at 96 points over the 3V WBV range, and reads the results. From the observed errors, the processor calibrates the linearity of the range, by storing correction data for each of the 96 points in non-volatile memory. During all subsequent readings, the value of the uncorrected reading is used to select which of the 96 correction factors will be applied.

This calibration is provided for use at manufacture and should need no further adjustment during the life of the instrument. However, if the calibration stores have been cleared or corrupted for any reason (for instance if the battery has been changed with the power off); if the Wideband assembly or the DAC in the A-D Assembly has been changed, then calibration will be necessary.

#### 1.4.2.2 To Calibrate:

No equipment is required; the instrument needs to be in the WBV function, and in the 3V range. The WBV input socket must be open-circuit and unconnected.

Once in the **SPCL** menu, press the **WLin** soft key to select Wideband Linearity Calibration. Press the **Caltrig** key to trigger the calibration, which will take some 20 minutes to complete. During the calibration the **busy** annunciator on the main display is lit, and the legend **WB LINCAL IN PROGRESS** appears on the dot-matrix display.

On completion, the busy annunciator goes out, and the dot-matrix display reverts to the **SPCL** menu, with **WLin** still underlined.

Select another special calibration, or exit from the **SPCL** menu by pressing **Quit**. In the latter case the instrument reverts to the **CAL** menu, and the exit from Calibration mode is through the **CAL DUE** menu, as for Routine Calibration (User's Handbook, Section 4).

### 1.4.3 10Hz Filter Calibration - 'Filt' Key

*To calibrate the 10Hz integration filter (in the High Accuracy ACV RMS Converter Circuit).*

#### 1.4.3.1 Method of Calibration

The **Filt** calibration measures the difference between readings taken with the analog 10Hz integration filter switched in, and with it switched out. Inclusion of the filter generates a small offset when compared with the filter-out reading. This offset is measured and used to produce a correction factor, which is stored in non-volatile RAM Calstore. The correction is applied to every subsequent reading taken with filter in.

The calibration is performed on the 10V (ACV) range, using an input signal of any valid voltage level, at a frequency included in the range of both filters. At manufacture, this is carried out with an input of 3V at 1kHz, and this is the recommended signal.

This calibration is provided for use at manufacture and should need no further adjustment during the life of the instrument. However, if the calibration stores have been cleared or corrupted for any reason (for instance if the battery has been changed with the power off), or if the High Accuracy ACV Assembly has been changed, then calibration will be necessary.

#### 1.4.3.2 To Calibrate:

The instrument is set into the ACV function, with the 10V range selected. A signal of 3V at 1kHz is input into the front panel ACV socket. This need not be particularly accurate, so long as it is stable and reasonably quiet. The 3V 1kHz output from any Datron 47-series AC calibrator is suitable.

Once in the **SPCL** menu with the signal applied, press the **Filt** soft key to select calibration of the filter. Press the **Caltrig** key to trigger the calibration, which will take some 2 minutes to complete. During the calibration the **busy** annunciator on the main display is lit, and the legend **FILTER CALIBRATION IN PROGRESS** appears on the dot-matrix display.

On completion, the busy annunciator goes out, and the dot-matrix display reverts to the **SPCL** menu, with **Filt** still underlined.

Select another special calibration, or exit from the **SPCL** menu by pressing **Quit**. In the latter case the instrument reverts to the **CAL** menu, and the exit from Calibration mode is through the **CAL DUE** menu, as for Routine Calibration (User's Handbook, Section 4).

## 1.4.4 Flatness Calibration - 'Flat' Key

*To calibrate the Flatness of a Range over its Frequency Span (all ranges can be calibrated).*

### 1.4.4.1 Definition of 'Flatness'

Flatness is a series of measures which describes the shape of the frequency response for a particular voltage range. It is referred to the gain at the **Frequency of Gain Calibration**. The flatness at a point frequency is characterized by a relative 'Flatness Error', which is the gain at that frequency minus the gain at the frequency of gain calibration. Thus a perfectly flat response across the frequency span of a voltage range implies a zero flatness error at all point frequencies in that span.

The general shape of the frequency response for each range is well understood, well behaved and is described in firmware. So for any measurement, the processor can calculate a primary correction based on the expected error at the measured frequency. By applying the correction whenever a measurement is made, the voltage range can be given a substantially flat response.

Because no two components can have exactly the same value, any practical circuit will exhibit a small deviation from the general response shape. To account for this a 'Flatness calibration' is carried out to correct the deviation. Fortunately, on any individual voltage range, it is possible to generate the required corrections for the whole frequency range by carrying out calibrations at only four frequencies, confined within four frequency bands.

### 1.4.4.2 Flatness Calibration in Context

Flatness calibration is provided for use at manufacture and should not be necessary again during the life of the instrument. However, if the calibration stores have been cleared or corrupted for any reason (for instance if the battery has been changed with the power off), or if the High Accuracy ACV Assembly has been changed, then flatness calibration will be required.

When it *is* required, flatness calibration is likely to be the final operation in a series of calibrations. If, for instance, the High Accuracy ACV PCB Assembly has been repaired or replaced, then before flatness calibration can give viable results, the instrument must already have been calibrated for Frequency, ACV linearity (ALIn), and Gain. This sub-section should only be read in context with the instructions implicit in Section 4, Table 4.1.

### 1.4.4.3 Method of Calibration

#### Facilities

Flatness calibration is available on all ranges. The upper calibration point only is used. The non-nominal 'Set' facility is available for use with flatness calibration - Set is one of the selections on the SPCL menu.

#### Calibration Input Signal

A calibration signal is applied to the appropriate input socket. The calibrations detailed in this sub-section rely on the stability available from DC-AC transfers.

#### Frequency Bands

To calibrate the flatness of a voltage range fully, four corrections need to be generated, each associated with one of four separate frequency bands (except for 1kV ACV and 3V WBV ranges). Before carrying out the calibration, the signal frequency  $F_s$  is checked against the limits of these bands. So for most ranges, flatness calibration requires four operations, each at a different frequency.

### 1.4.4.4 The Calibration Procedure in Brief:

The calibration is a process of comparison between (and correction of) the 4920M readings at the frequencies of four calibration points, against its reading at a reference frequency for the same RMS input voltage.

The 4920M is set into the correct range, the **SPCL** menu is opened, and **Flat** is selected. The external calibration equipment is set up at the reference frequency (1kHz) to provide the correct 4920M reading. The input signal RMS voltage is stored as a DC level by a thermal AC-DC transfer.

The input AC signal frequency is changed to that of the first calibration point. Its voltage is adjusted to give the same DC level through the thermal transfer (and hence the same RMS input to the 4920M). The **Caltrig** key is used to trigger the flatness calibration, which stores a correction for the 4920M reading in non-volatile calibration memory.

The input frequency is changed to the next calibration point, the RMS voltage is reset, and the new calibration is triggered. This process is repeated for all calibration points on the range.

Another 4920M voltage range is selected, the external setup is readjusted, and the procedure is repeated for the new range's calibration points.

During each calibration, the **busy** annunciator on the main display is lit, and **FLATNESS CALIBRATION IN PROGRESS** appears on the dot-matrix display. On completion, the busy annunciator goes out, and the dot-matrix display reverts to the **SPCL** menu, with **Flat** still underlined.

When all ranges have been fully calibrated, the **SPCL** menu can be exited by pressing **Quit**. The instrument reverts to the **CAL** menu, and the exit from Calibration mode is via the **CAL DUE** menu, as for Routine Calibration (User's Handbook, Section 4).

Full procedures for flatness calibration start overleaf.

## 1.4.4.5 Equipment Required for Flatness Calibration

The following equipment is required:

Equipment Type	Range	Accuracy [1][2]
DC Voltage Calibrator [3] † e.g. Datron Model 4708 with Option 10	Voltage: 100mV to 1000V Resolution: 1ppm	±4ppm
AC Voltage Calibrator/ High Resolution AC Voltage Source[3] e.g. Datron Model 4708 with Option 20	Voltage: 300mV to 1000V Frequency: 10Hz to 1MHz Resolution: 1ppm	1V to 3V: ±210ppm at 10Hz ±100ppm at 1kHz ±5ppm short-term stability
Wideband AC Voltage Source * e.g. Wavetek Model 178	Voltage: 1V to 3V Frequency: 10Hz to 20MHz	±50ppm short-term stability
Wideband Amplifier * .	Voltage: 1V to 3V Frequency: 10Hz to 20MHz Gain: 1 approx.	±25ppm short-term stability
Thermal Voltage Converters e.g. Holt Model 11, and Ballantine Model 1396	Voltage: 300mV to 1000V Frequency: DC to 20MHz	To best NIST uncertainties
DC Nanovoltmeter e.g. EM Model N2a or Keithley Model 181	±100nV to ±10mV	Better than 2% of range
DC nV Source e.g. EM Model S6	10mV	±1ppm short-term stability

\* Required for flatness calibration of the WBV 3V range only - see Fig. 1.4.2.

† Required for linearity calibration of the ACV ranges only -see Fig. 1.4.3.

[1] Absolute accuracy (traceable to National Standards, and inclusive of National Standards uncertainties).

[2] Provides a 95% confidence level of achieving a 4:1 calibration ratio except where 'state-of-the-art' limitations apply.

[3] This equipment can be part of a single AC/DC unit. e.g. a Datron 4708 multifunction calibrator with Options 10 and 20.

## 1.4.4.6 Preparation

- Before operating any of the calibration equipment, familiarize yourself with the equipment by reading the appropriate operating manuals. In particular, note the electrical and mechanical handling procedures required to maintain the calibration of the thermal voltage converters.
- Note any safety precautions which are necessary to prevent electrical shock from the equipment.**
- Set up the equipment in a stable environment at 23°C±1°C, power it on and allow it to stabilize for an appropriate period of time. The 4920M should be allowed to stabilize for a minimum of 2 hours after it is powered on.
- On the 4920M, select the **TEST** menu by pressing the front-panel **Test** key. Select the **Oper** (Operational Test) menu option.  
Allow the operational self-test to run to completion, at which point the instrument dot-matrix display should show the word **COMPLETED**. If at any point during the operational self-test the 4920M displays the words **OPER FAIL** (Operational Test Failure) the unit probably has a fault. In this case refer to Section 2 before proceeding.
- Set the rear-panel **CALIBRATION** switch to the **ENABLE** position.
- Press the front-panel **Cal** key to open the **CAL** menu.
- From the **CAL** menu, select **Spcl** to open the **SPCL** menu.

1.4.4.7 ACV Ranges and WBV 1V Range - Flatness Calibration setup




FIG. 1.4.1 FLATNESS CALIBRATION - INTERCONNECTIONS FOR ACV RANGES AND 1V WBV RANGE

1.4.4.8 ACV Ranges and WBV 1V Range - Flatness Calibration Procedure

**Note 1**

For flatness calibration of any currently selected range:  
*V<sub>c</sub>* is the required calibration voltage;  
*F<sub>c</sub>* is the recommended frequency.

**Note 2. TVC Calibration**

In the following procedures, the Thermal Voltage Converter is used to allow the 1kHz signal level to be remembered by the setting of the DC Nanovolt Source which nulls the TVC DC output. The flatness error for a particular *F<sub>c</sub>* (relative to 1kHz) is measured by applying *F<sub>c</sub>* to the TVC and adjusting the ACV source output to give the same null.

For this process to be accurate, it is necessary to account for the flatness of the TVC at *F<sub>c</sub>* relative to 1kHz. The flatness figures are usually available in tabular form on the most-recent calibration certificate for the TVC in use.

The most usual method of recording the TVC response, at its calibrated frequencies, is to give a correction figure which is the incremental difference between the AC and DC inputs which produce the same output.

The difference is usually expressed in ppm with a polarity sign. On most calibration certificates, a 'plus' sign indicates that a higher value of ACV input is necessary to produce the same output as a DCV input.

In the procedure we do not compare ACV with DCV. For flatness calibration we need to compare the ACV value at *F<sub>c</sub>* with the ACV value at 1kHz. This simplifies the TVC correction, providing that a general rule is applied to account for the polarity sign.

**General Rule:**

When a 'plus' sign indicates that a larger value of ACV input than DCV input is required to produce the same output from a TVC, then the TVC flatness correction at *F<sub>c</sub>* relative to 1kHz is given by:

$$(F_c \text{ correction figure}) \text{ minus } (1\text{kHz correction figure})$$

This figure is **added** to the original 1kHz figure adjusted on the 4920M, to produce the value to be entered in 'SET' mode at *F<sub>c</sub>*.

**Example:**

Say the original 1kHz output from the ACV source was adjusted to give a 4920M reading of 10.000,00V.

For a TVC whose 1kHz and 200kHz correction figures at 10V are -6ppm and -10ppm respectively, the flatness correction figure would be:

$$(-10\text{ppm}) - (-6\text{ppm}) = -4\text{ppm}.$$

The value entered in 'SET' mode at *F<sub>c</sub>* should be:

$$10.000,00V + (-4\text{ppm} \times 10.000,00V) \\ = 10.000,00V + (-0.000,04V) = 9.999,96V$$

**To Calibrate:**

Carry out the following procedure for the ACV ranges and the WBV 1V range, at the voltages and frequencies detailed in Table 1.4.1.

1. Configure a Thermal Voltage Converter for *V<sub>c</sub>*.
  2. Connect the AC Voltage Source into the calibration setup as shown in Figure 1.4.1.
  3. On the 4920M, select the required function and range.
  4. Set the output of the AC Source to *V<sub>c</sub>* at 1kHz and turn its output on.
  5. Increment or decrement the output voltage of the AC Source until the 4920M reads as close as possible to *V<sub>c</sub>*. Note the 4920M reading.
  6. Allow the Thermal Voltage Converter to settle.
  7. Adjust the DC Nanovolt Source to achieve a null on the DC Nanovoltmeter.
  8. Set the AC Source to *V<sub>c</sub>* at *F<sub>c</sub>* (or within the frequency limits) then turn its output on.
  9. Increment or decrement the output voltage of the AC Source to achieve a null on the DC Nanovoltmeter. Allow the Thermal Voltage Converter to settle. Then, if necessary, readjust the output voltage of the AC Source for null.
  10. From the SPCL menu, select Flat, followed by Set.
- (Refer to Note 2)
11. Calculate the voltage difference correction for the Thermal Voltage Converter at *F<sub>c</sub>* relative to 1kHz, at *V<sub>c</sub>*. Use this figure to correct the 4920M reading noted in operation (5). In the SET menu, enter this corrected value, and press the Enter key.
  12. Press the Caltrig key to execute the flatness calibration.

	Range	Calibration Voltage (Vc)	Recommended Frequency (Fc)	Lower Fc Limit	Upper Fc Limit	
ACV	0.3V	300.0000mV	50kHz	9.8kHz	51kHz	
	0.3V	300.0000mV	200kHz	98kHz	408kHz	
	0.3V	300.0000mV	500kHz	490kHz	765kHz	
	0.3V	300.0000mV	1MHz	882kHz	1.02MHz	
ACV	1V	1.000000V	50kHz	9.8kHz	51kHz	
	1V	1.000000V	200kHz	98kHz	408kHz	
	1V	1.000000V	500kHz	490kHz	765kHz	
	1V	1.000000V	1MHz	882kHz	1.02MHz	
ACV	3V	3.000000V	50kHz	9.8kHz	51kHz	
	3V	3.000000V	200kHz	98kHz	408kHz	
	3V	3.000000V	500kHz	490kHz	765kHz	
	3V	3.000000V	1MHz	882kHz	1.02MHz	
ACV	10V	10.00000V	50kHz	9.8kHz	51kHz	
	10V	10.00000V	200kHz	98kHz	408kHz	
	10V	10.00000V	500kHz	490kHz	765kHz	
	10V	10.00000V	1MHz	882kHz	1.02MHz	
ACV	30V	30.00000V	50kHz	9.8kHz	51kHz	
	30V	30.00000V	200kHz	98kHz	408kHz	
	30V	30.00000V	500kHz	490kHz	765kHz	
	†	30V	19.99999V	1MHz	882kHz	1.02MHz
ACV	100V	100.0000V	50kHz	9.8kHz	51kHz	
	100V	100.0000V	200kHz	98kHz	408kHz	
	†	100V	19.99999V	500kHz	490kHz	765kHz
	†	100V	19.99999V	1MHz	882kHz	1.02MHz
ACV	300V	300.0000V	10kHz	4.9kHz	15.3kHz	
	300V	300.0000V	30kHz	20.4kHz	40.8kHz	
	300V	300.0000V	50kHz	49kHz	76.5kHz	
	300V	300.0000V	100kHz	88.2kHz	102kHz	
ACV	1kV	1000.000V	10kHz	4.9kHz	15.3kHz	
	1kV	1000.000V	30kHz	20.4kHz	40.8kHz	
	1kV	<del>1000.000V</del> <sup>700</sup>	50kHz	49kHz	76.5kHz	
	1kV	<del>1000.000V</del> <sup>700</sup>	100kHz	88.2kHz	102kHz	
WBV	1V	1.000000V	50kHz	9.8kHz	51kHz	
	1V	1.000000V	200kHz	98kHz	408kHz	
	1V	1.000000V	500kHz	490kHz	765kHz	
	1V	1.000000V	1MHz	882kHz	1.02MHz	

TABLE 1.4.1 ACV RANGES and WBV 1V RANGE FLATNESS: CALIBRATION POINTS

† 4920M can calibrate at a Vc of nominal full range value, if the calibrator can drive such an output.

Calibrator can't do > 700 V @ 100 kHz

1.4.4.9 WBV 3V Range Flatness Calibration Procedure

**Note 1**

For flatness calibration of any currently selected range:  
*V<sub>c</sub>* is the required calibration voltage;  
 20MHz is the recommended frequency.

**Note 2. TVC Calibration**

In the following procedures, the Thermal Voltage Converter is used to allow the 1kHz signal level to be remembered by the setting of the DC Nanovolt Source which nulls the TVC DC output. The flatness error for 20MHz (relative to 1kHz) is measured by applying 20MHz to the TVC and adjusting the ACV source output to give the same null.

For this process to be accurate, it is necessary to account for the flatness of the TVC at 20MHz relative to 1kHz. The flatness figures are usually available in tabular form on the most-recent calibration certificate for the TVC in use.

The most usual method of recording the TVC response, at its calibrated frequencies, is to give a correction figure which is the incremental difference between the AC and DC inputs which produce the same output.

The difference is usually expressed in ppm with a polarity sign. On most calibration certificates, a 'plus' sign indicates that a higher value of ACV input is necessary to produce the same output as a DCV input.

In the procedure we do not compare ACV with DCV. For flatness calibration we need to compare the ACV value at 20MHz with the ACV value at 1kHz. This simplifies the TVC correction, providing that a general rule is applied to account for the polarity sign.

**General Rule:**

When a 'plus' sign indicates that a larger value of ACV input than DCV input is required to produce the same output from a TVC, then the TVC flatness correction at 20MHz relative to 1kHz is given by:

$$(20\text{MHz correction figure}) \text{ minus } (1\text{kHz correction figure})$$

This figure is **added** to the original 1kHz figure adjusted on the 4920M, to produce the value to be entered in 'SET' mode at 20MHz.

**Example:**

Say the original 1kHz output from the ACV source was adjusted to give a 4920M reading of 3.000,000V.

For a TVC whose 1kHz and 20MHz correction figures at 3V are -5ppm and -17ppm respectively, the flatness correction figure would be:

$$(-17\text{ppm}) - (-5\text{ppm}) = -12\text{ppm}.$$

The value entered in 'SET' mode at F<sub>c</sub> should be:

$$3.000,000\text{V} + (-12\text{ppm} \times 3.000,000\text{V}) \\ = 3.000,000\text{V} + (-0.000,060\text{V}) = 2.999,94\text{V}$$

**To Calibrate:**

Carry out the following procedure for the 3V WBV range, referring to Fig 1.4.2.

1. Configure the Thermal Voltage Converter for 3V.
2. Connect the High Resolution AC Voltage Source (AC Calibrator), Wideband Amplifier and Thermal Voltage Converter to the 4920M as shown in Figure 1.4.2.
3. Select WBV on the 4920M.
4. Set the High Resolution Source to 3V at 1kHz with output on. Turn the output of the Wideband Amplifier on.
5. Increment or decrement the output voltage of the High Resolution Source until the 4920M reads as close as possible to 3.000000V. Note the 4920M reading.
6. Allow the Thermal Voltage Converter to settle.
7. Adjust the DC Nanovolt Source to achieve a null on the DC Nanovoltmeter.
8. Turn the output of the High Resolution Source off and disconnect it from the input to the Wideband Amplifier.
9. Connect the Wideband AC Voltage Source to the input of the Wideband Amplifier as shown in Figure 1.4.2.
10. Set the output of the Wideband Source to 3V at 20MHz, and turn its output on.
11. Increment or decrement the output voltage of the Wideband Source to achieve a null on the DC Nanovoltmeter. Allow the Thermal Voltage Converter to settle. Then, if necessary, readjust the output voltage of the Wideband Source for null.
12. From the SPCL menu, select Flat, followed by Set.

(Refer to Note 2)

13. Calculate the voltage difference correction for the Thermal Voltage Converter at 20MHz relative to 1kHz, at V<sub>c</sub>. Use this figure to correct the 4920M reading noted in operation (5). In the SET menu, enter this corrected value, and press the Enter key.
14. Press the Caltrig key to execute the flatness calibration.

1.4.4.10 WBV 3V Range - Flatness Calibration setup





FIG. 1.4.2 WBV 3V RANGE FLATNESS CALIBRATION - INTERCONNECTIONS



### 1.4.5 ACV Linearity Calibration - 'ALin' Key

To calibrate all ACV ranges' linearities using a calibration in either the 10V range.

Note that the procedure is written for recommended voltages and frequencies.

The alternative voltages and frequencies are shown in Table 1.4.2, below.

#### Linearity Calibration at the Upper Calibration Point

1. Connect the DC Voltage Calibrator into the calibration setup as shown in Figure 1.4.3.
2. On the 4920M, select ACV function and the 10V range. Press the Cal key and select Spcl. From the SPCL menu, select the ALin option.
3. Configure a Thermal Voltage Converter for 10V.
4. Set the output of the DC Calibrator to 10V, and turn its output on.
5. Allow the Thermal Voltage Converter to settle.
6. Adjust the DC Nanovolt Source to achieve a null on the DC Nanovoltmeter.
7. Reverse the polarity of the DC Calibrator output. Allow the Thermal Voltage Converter to settle, and note the DC reversal error on the DC Nanovoltmeter. Adjust the Nanovolt Source until the Nanovoltmeter shows half of the DC reversal error.
8. Turn the output of the DC Calibrator off and disconnect it by splitting the two precision N-series tees.
9. Connect the AC Voltage Source in place of the DC Voltage Calibrator. (Note: if the DC Calibrator and AC Voltage Source are combined into a single unit, the output of this unit can simply be switched from DC to AC.)
10. Set the AC Source to 10V RMS at 1MHz, and turn its output on.
11. Increment or decrement the output voltage of the AC Source to achieve a null on the DC Nanovoltmeter. Allow the Thermal Voltage Converter to settle. Then, if necessary, readjust the output voltage of the AC Source for null.
12. Select the SET option and enter a value which is equal to the calibration voltage used in operation (4), incremented or decremented by the AC-DC difference correction of the Thermal Voltage Converter at the calibration voltage and frequency.
13. Execute ALin calibration at the Upper calibration point by pressing the 4920M Caltrig key.

#### Linearity Calibration at the Lower Calibration Point

14. Repeat operations (3) to (13) for 2.0V at 1MHz.

### ACV Linearity Calibration

Table 1.4.2 Upper and Lower Calibration Points - Permissible Voltages and Frequencies

Range	Upper Cal Point: $U_c$		Lower Cal Point: $L_c$	
	Recommended	Voltage Limits	Recommended	Voltage Limits
10V	10.0V	$5.0V \leq U_c < 12V$	2.0V	$0.3V \leq L_c < 5V$

#### All Calibration Points - Permissible Frequency $F_c$ :

Recommended: 1MHz      Limits:  $980kHz \leq F_c \leq 1.02MHz$

### 1.4.6 Clear the Non-Volatile RAM Calibration Memory - 'ClrNV' Key

To clear all or part of the calibration memory

#### Caution!

This command can **obliterate** the results of an **expensive** original calibration or recalibration!

#### Extent of Clear

The extent of clear is defined by programming the following options:

- All** clears all non-volatile calibration memory *except* user-entered data.  
The calibration interval is reset to 180 days,  
The internal calendar/clock is reset to 121281.
- ALin** Clears the section of non-volatile calibration memory which contains corrections to ACV linearity.
- Flat** Clears the section of non-volatile calibration memory which contains corrections to flatness.
- Gain** Clears the section of non-volatile calibration memory which contains corrections to range gain.

#### ROM Checksums

ROM checksums are recalculated and written to calibration memory when any Clear NV RAM command is executed.

#### Special Calibration following Memory Corruption

(e.g. When the battery which supplies the non-volatile calibration memory has been changed with the power off - see Section 4)

Section 2 (Fault Diagnosis) describes the device-dependent error codes resulting from internal tests. Error codes which are generated for calibration memory faults are listed in Section 2.

Some of these refer to individual calibration correction errors, and others to combined errors.

When faced with any of these error codes, please seek advice or assistance from your nearest Datron Service Center.

When it is deemed necessary to carry out special calibration as a result of non-volatile memory corruption, the starting point should be to clear the relevant calibration memory before proceeding with other individual calibrations.

#### Clearance Procedure

Selecting Clr NV in the SPCL menu transfers to the CLEAR NV RAM menu which offers a choice of clearing one or all of four sections of RAM. The selection should be chosen as a result of consultation with technical staff at the service center.

When the selection is made by pressing the relevant soft menu key, the processor calculates and writes new bitsums. No NV RAM is cleared during this operation; the dot-matrix display merely shows the words **WRITING NEW BITSUMS**.

When the CLEAR NV RAM menu is restored, the selected (underlined) Calstore NV RAM can be irrevocably cleared by pressing the Caltrig key.

## SECTION 2 GUIDE TO 4920M FAULT DIAGNOSIS

### 2.1 Introduction

#### 2.1.1 Use of Error Codes

The 4920M incorporates an extensive set of error messages, each of which includes a 4-digit code number and descriptive text. These messages can summarize incorrect application programming via the IEEE 488 bus or keyboard, or a fault within the instrument.

#### 2.1.2 Code Groupings

##### Consistency with IEEE 488.2

The instrument is programmed in firmware to monitor its own operation, including interface protocols used via the IEEE 488 bus. As a result it will generate certain error codes to indicate that routine operations (including remote operation and some aspects of external calibration) are unsuccessful. Other error codes can be generated only from internal tests which are part of particular facilities initiated by the user, such as Selftest.

Because the remote operation of the instrument is designed to conform to the IEEE 488.2 standard, the large-scale categories of errors decreed by the standard have been used as the general basis for all error-reporting. This means that error codes and messages reported on the front panel display are consistent, as far as possible, with those reported via the IEEE 488 bus.

The type-names given to groupings of errors are thus primarily determined by those described in the IEEE 488.2 Standard specifications. Some categories apply only to bus operation, and are covered in Section 5 of the User's Handbook. Those which can be useful for diagnosing faults within the instrument are described in this section.

##### Non-Recoverable Errors

For all **Fatal System Errors**, the error condition is reported by a message on the front panel right-hand display. The processor halts after displaying the message. The unit must be power-cycled to regain control.

##### Recoverable Errors

These consist of **Command Errors**, **Execution Errors** and **Device-Dependent Errors**.

##### Command Error

This can occur only when under remote control. No error message is generated. A Command Error results from use of illegal syntax or illegal sequencing of 488.2 commands, and is cleared by reprogramming. It is reported via the Status Reporting mechanism described in Section 5 of the User's Handbook.

##### Execution Error

This can occur in either Local or Remote operation. An Execution Error indicates that a command cannot be executed (e.g. CAL SWITCH DISABLED). It is reported over the IEEE 488 bus using the Status Reporting mechanism described in Section 5 of the User's Handbook and an error message is presented on the front panel right-hand display. The error can be cleared by reprogramming, but the message remains available in the remote error queue until it is read destructively.

##### Device-Dependent Error

This can occur in either Local or Remote operation. A Device-Dependent Error indicates that execution of a user command has failed to reach a successful completion. It is reported over the IEEE 488 bus using the Status Reporting mechanism described in Section 5 of the User's Handbook and an error message is presented on the front panel right-hand display. The error can be cleared by reprogramming, but the message remains available in the remote error queue until it is read destructively.

## 2.1 Introduction (Contd.)

### 2.1.3 'Operational' and 'Diagnostic' Selftest

The front-panel test facilities are summarized in Section 4 of the User's Handbook (page 4-16). Two forms of self-test are available in the TEST menu, obtained by pressing the Test hard key:

#### Diagnostic Selftest

This checks:

Digital Assembly: Power; Memory; Calibration Validity.  
 A-D Assembly: Reference Voltage; A-D Operation.  
 ACV Assembly: Ranges; Filters; Frequency Measurement.  
 WBV Assembly: Ranges; Input Impedance.

Most tests consist of measuring a voltage and checking deviation against tolerance. If deviation is less than 100% of tolerance it is presented on the left-hand display at the conclusion of the test step. When a failure is detected, the test halts and cannot be resumed.

#### Operational Selftest

This is a subset of the set of tests allocated to a Diagnostic Selftest. It is intended as a quick 'Confidence' check to show that no serious defect is present to affect the instrument's operation. To increase the speed, deviation % is not displayed. When a failure is detected, the test halts, but may be resumed.

### 2.1.4 References in this Section

The messages are interpreted in this section to assist in fault localization:

<b>Fatal System Errors:</b>	2.2
<b>Command Errors:</b>	2.3
<b>1000 Series Codes - Execution Errors:</b>	2.4
<b>Device-Dependent Errors - Index:</b>	2.5
<b>4000 Series Codes - Fault Localization:</b>	2.6
<b>Test Descriptions:</b>	2.7

## 2.2 9000 Series Codes - Fatal System Errors

### 2.2.1 Introduction

System errors which cannot be recovered cause the system to halt with a message displayed (the processor stops after displaying the message). The error condition is reported only via the front panel, but this may fail if the fault is severe enough and unfortunately located.

### 2.2.2 Immediate Action

1. Record any Error Code and accompanying message displayed on the front panel. Also record the hardware environment and any operations in progress at the time of failure. Fatal System errors are generally caused by hardware or software faults.
2. Power OFF and ON again to try to restart operation.
3. If (2) is unsuccessful, power OFF again and allow the instrument to cool for 15 minutes; then try powering ON.
4. If the error condition does not recur, repeat the original operations. Check that no temperature or configuration factors cause the error condition to return. If successful, carefully proceed with further measurements as required.
5. If (2) or (3) do not clear the error condition, or if it recurs in (4); further investigation of the fault will be required.

### 2.2.3 Fatal System Error Codes

Code	Type of Fault
9000	System Kernel Fault: Corruption of scheduling queue.
9001	Run Time System Error: Illegal parameter value.
9002	Unexpected Exception: Attempt to write to non-RAM etc.
9005	Serial Interface Fault: Unrecoverable error in serial interface data transmission.
9099	Undefined Fatal Error

## 2.3 Command Errors

### 2.3.1 Generation

A Command Error occurs when a received bus command does not satisfy the IEEE 488.2 generic syntax or the device command syntax programmed into the instrument interface's parser, and so is not recognized as a valid command. Command errors do not have an associated queue.

### 2.3.2 Local Operation

Command Errors cannot be generated in local operation.

### 2.3.3 Remote Operation

Command Errors are reported over the IEEE 488 bus, in remote operation. The CME bit (5) is set true in the Standard-defined Event Status Byte, but there is no associated queue so no index can be given.

The error is reported by the mechanisms described in Section 5 of the User's Handbook, in the sub-section dealing with status reporting.

## 2.4 1000 Series Codes - Execution Errors

### 2.4.1 Generation

An Execution Error indicates that a command has been recognised as valid (i.e. it can be parsed, and does not generate a Command Error), but cannot be executed because it is incompatible with the current device state, or because it attempts to command parameters which are out-of-limits.

### 2.4.2 Local Operation

Front panel operation is designed to lock out the conditions which would give rise to execution errors, by not offering the erroneous choices in the appropriate menus. However, some actions can be taken (such as entering numeric data which lies outside the range for the selected parameter) which cannot be locked out.

In these cases the Execution error is used as an aide-memoire for the user's convenience. The error code number appears on the front panel dot-matrix display, accompanied by an error message.

### 2.4.3 Remote Operation

The EXE bit (4) is set true in the Standard-defined Event Status Byte, and the error code number is appended to the Execution Error queue. The error is reported by the mechanisms described in Section 5 of the User's Handbook, in the sub-section dealing with status reporting.

The queue entries can be read destructively as LIFO by the Common query command \*EXQ?.

### 2.4.4 Execution Error Codes

Code	Type of Error
1000	No Execution Error
1001	No Test in Cal Mode
1002	Resume Test not allowed
1003	Cal Switch disabled
1004	Cal Mode not enabled
1005	Set Nominal not allowed
1006	Invalid Range/Function
1007	Invalid Numeric Data

## 2.5 Device-Dependent Errors - Index

### 2.5.1 Introduction

A Device-Dependent Error (DDE) is generated if the device detects an internal operating fault (eg. during self-test), or if certain user-operations are invalid.

Note that error codes beginning 2... can be caused by incorrect operation or instrument failure; error codes beginning 3... are almost certainly due to instrument failure. Error codes 4... are the result of Selftest failure.

When a DDE occurs, the operation in progress is aborted.

### 2.5.2 Local Operation

The code number and description appear on the right-hand display, remaining visible until the next key-press or remote command and placed at the head of the error queue.

### 2.5.3 Remote Operation

In Remote, the error is reported by the mechanisms described in Section 5 of the User's Handbook, in the sub-section dealing with status reporting. The queue entries can be read destructively as LIFO by the query DDQ?.

## 2.5.4 Index of Device-Dependent Error Codes - Normal and Calibration Operations

### Normal Operation

<b>2000</b>	No Device Error in List
<b>2006</b>	Invalid Calstore Read
<b>2009</b>	Invalid Serial Data
<b>2010</b>	Corrupt Datarec Value

### Calibration Invalidities

<b>2001</b>	Invalid Gain Cal
<b>2002</b>	Invalid HF Trim Cal
<b>2003</b>	Invalid Flatness Cal
<b>2004</b>	Invalid Linearity Cal
<b>2005</b>	Invalid Frequency Cal
<b>2007</b>	Invalid Calstore Write
<b>2008</b>	Invalid Cal Arithmet

### Serial Loop Initialization

<b>3028</b>	Chip Test AC Pre-amp
<b>3029</b>	Chip Test AC RMS Control
<b>3030</b>	Chip Test A-to-D DAC
<b>3031</b>	Chip Test A-to-D Switch
<b>3032</b>	Chip Test A-to-D Tester
<b>3033</b>	Serial Loop Failure

### Calibration Illegalities

<b>3001</b>	Illegal Cal Exercise
<b>3002</b>	Illegal Special Cal Step
<b>3003</b>	Illegal Cal Update
<b>3004</b>	Illegal Calstore Access
<b>3005</b>	Illegal Calstore Clear
<b>3006</b>	Illegal Calstore Func
<b>3007</b>	Illegal Calstore Range
<b>3008</b>	Illegal Calstore Length
<b>3009</b>	Illegal Clock Destinatr
<b>3010</b>	Illegal Clock Reading
<b>3011</b>	Illegal Clock Setting
<b>3012</b>	Illegal Clock Access
<b>3013</b>	Illegal Measure Phase
<b>3014</b>	Illegal Scale Index
<b>3015</b>	Illegal Flatness Value
<b>3016</b>	Illegal Linearity Value
<b>3017</b>	Illegal HF Correction
<b>3018</b>	Illegal Gain Correction
<b>3019</b>	Illegal WBLIN Parameter
<b>3020</b>	Illegal WB RMS Value
<b>3021</b>	Illegal WB DAC Setting
<b>3022</b>	Illegal WB Autorange Func
<b>3023</b>	Illegal WB Autorange Range
<b>3024</b>	Illegal WB Test Stage
<b>3025</b>	Illegal WB Test Store
<b>3026</b>	Illegal WB Test Polarity
<b>3027</b>	Illegal Enginr Op-Code
<b>3034</b>	Illegal Operation
<b>3035</b>	Illegal Parameter

## 2.5.5 Index of Device-Dependent Error Codes - Selftest Operations

Note that errors from 4015 to 4052 may occur if a signal or low impedance is connected to either instrument input when the test is taking place. If this is not the case, then a self-test error implies instrument failure.

Code	Description	Most Probable Cause
<b>Preliminary</b>		
4000	Stuck Key.	<b>Keyboard</b>
4001	Dig Power Supplies	
4002	Battery Voltage	
<b>Memory</b>		
4003	ROM Bitsums.	<b>Digital PCB Assembly</b>
4004	RAM Read/Write.	
4005	CAL Integrity.	
<b>Digital Communication</b>		
4006	Serial Loop Config.	<b>Digital, A-D or ACV PCB Assembly</b>
<b>Analog-to-Digital Conversion</b>		
4007	A-to-D Zero.	<b>A-D PCB Assembly</b>
4008	A-to-D +15V Supply.	
4009	A-to-D -15V Supply.	
4010	A-to-D Gain.	
4011	A-to-D Linearity +.	
4012	A-to-D Linearity -.	
4013	A-to-D +11V Supply.	
4014	A-to-D -19V Supply.	
<b>High Accuracy ACV Conditioning</b>		
4015	AC Preamp X1 Zero.	<b>ACV Preamp Assembly</b>
4016	AC Preamp X3 Zero.	
4017	AC 1V Gain, DC Pos.	
4018	AC 1V Gain, DC Neg.	
4019	AC Preamp X3 Gain.	
4020	AC 10V Attenuator.	
4021	AC 100V Attenuator.	
4022	AC 1kV Attenuator.	
<b>Frequency and Overload</b>		
4023	AC Freq Counter.	<b>ACV Main Assembly</b>
4024	AC Overload Detect.	
4025	AC Overload Switch.	

Code	Description	Most Probable Cause
<b>High Accuracy RMS Conversion</b>		
4026	AC HF Path Detect.	<b>ACV Main PCB Assembly</b>
4027	AC RMS Converter.	
4028	AC RMS Track.	
4029	AC RMS Hold.	
4030	AC Quasi-Sine.	
4031	AC Measurement.	
4032	Not Used.	
4033	AC 10Hz Filter.	
4034	Not Used.	
4035	AC RMS Linearity.	
<b>Wide Band D-A Conversion</b>		
4036	WB DAC +ve Zero.	<b>A-D PCB Assembly</b>
4037	WB DAC -ve Zero.	
4038	WB DAC +ve Full Scl.	
4039	WB DAC -ve Full Scl.	
4040	WB DAC +3.5V.	
4041	WB DAC -3.5V.	
<b>Wide Band Chopper Action</b>		
4042	WB DC Switch +ve.	<b>WBV PCB Assembly</b>
4043	WB DC Switch -ve.	
<b>Wide Band Thermal Conversion</b>		
4044	WB TTU DC 3.5V.	<b>WBV PCB Assembly</b>
4045	WB TTU DC 1.0V.	
4046	WB TTU DC 0V.	
4047	WB TTU AC 0V.	
4048	Not Used.	
<b>Wide Band Measurement Paths</b>		
4049	A-to-D WB Path.	<b>WBV PCB Assembly</b>
4050	WB Input Path.	
4051	WB Input Z, DC Chan.	
4052	WB 100mV Path.	
4053	WB Cal Validity.	
<b>Other</b>		
4054	Bus Address.	

## 2.6 4000 Series Codes - Fault Localization

### 2.6.1 Selftests

(Refer to *User's Handbook*; Section 4, page 4-16)

The 4920M firmware incorporates a program to run a comprehensive selftest of the instrument's operating parameters, utilizing an internal reference as a source to stimulate measurements for the test.

There are two versions of the test: 'Operational', and 'Diagnostic'. Both tests activate the same series of over 50 checks of operating parameters, in the same order. The main difference between the two is that the diagnostic test also presents quantitative measurement results to the operator as the test proceeds.

Failure to meet the accuracy tolerance for any one of the parameters will generate an error code.

#### 2.6.1.1 'OPER': Operational Selftest

This selftest runs automatically at power on.

Operational selftest is accessed by pressing the front panel **Test** key then selecting **Oper** in the **TEST** menu. This opens the **OPER TEST** menu and starts the test sequence, which runs for some 3 minutes if no errors are found. As the sequence proceeds, the dot-matrix display is updated with the name of the current test.

If any test has results which are out of test limits, then the sequence stops and the **OPER FAIL** menu is presented. A 4000-series error code is given, followed by a brief test description (the format can be seen by powering the instrument on while pressing one of the front panel keys).

The test can be continued by pressing **Cont** in the **OPER FAIL** menu. The **OPER TEST** menu is reinstated, and updated as before. When the sequence is finished, the word **COMPLETED** appears on the **OPER TEST** menu.

#### 2.6.1.2 'DIAG': Diagnostic Selftest

Diagnostic selftest is accessed by pressing the front panel **Test** key then selecting **Diag** in the **TEST** menu. This opens the **DIAG TEST** menu and starts the test sequence, which runs for some 5 minutes if no errors are found. As the sequence proceeds, the dot-matrix display is updated with the name of the current test.

Once a diagnostic test measurement has been completed, and before the sequence moves on to the next test, a percentage value appears for a short time on the main display. This represents the accuracy of the result of the measurement, as a percentage of the total tolerance permitted for that parameter. Otherwise, the sequence of tests, and the test tolerances, are the same as for the Operational selftest.

When the sequence is finished, the word **COMPLETED** appears on the **DIAG TEST** menu.

If any test has results which are out of test limits, then the sequence stops and the **DIAG FAIL** menu is presented. A 4000-series error code is given, followed by a brief test description. Once this stage has been reached, the test cannot be continued.

## 2.7 Test Descriptions

### 2.7.1 General

The purpose of this sub-section is to show how to activate individual tests from the Diagnostic Selftest sequence, describe the nature of each test and identify the part of the instrument which is being checked. References to Volume 2 of this handbook identify test paths on the circuit diagrams in Section 11.

The descriptions are indexed by error code. Each description gives the test path number; test type; input path; measurement path; and the tolerance limits allocated to each measurement.

### 2.7.2 Selftest Error Codes

The codes for the Selftest operations are the individual test numbers in the sequence of checks or calibrations implemented by the processor. They will appear as Error Codes only if the process has not been successful, providing data for fault diagnosis. If the fault cannot be diagnosed locally, the data should be recorded and reported for interpretation to your nearest Datron Service Center.

### 2.7.3 Test Pathways

A 'Path' number (prefixed by a capital 'P') describes a single test arrangement, in which sufficient readings are taken to establish a statistical field of results. Significant measurements are made by processing the results through appropriate digital calculations. Results are compared against specific limits of tolerance allocated in that particular setup for the tested parameter.

### 2.7.4 Access to Test Pathways via the 4920M Menu Keys

#### 2.7.4.1 Reading the Error Codes

Each of the two forms of self test runs at high speed, and does not stop unless an error is discovered. When the test does stop, the error code for the failure is shown on the Menu display. Once an error code appears on the display, it should be noted.

Each error code is associated with a unique test pathway, whose path number is shown in the test description (indexed by error code).

#### 2.7.4.2 Access to Pathway Information

Certain menu keys allow a user to select test paths. When a path number is selected, live measurements are carried out for the path (the same as during the selftest), and the results are presented on the Main Display. These can be compared against the limits shown in the test description which carries the same path number.

The path measurement reading on the Main Display is normalized to the range which was already selected. So before using the pathway keys it is advisable to select the 10V ACV range, to obtain readings which are approximately volts (uncalibrated reading).

## 2.7.5 Activating the Test Pathway


The method of activating the paths using path numbers is illustrated in the following diagrams.

Start by looking in the Test List (Sect 2.7.6) for the test description indexed by the error code which appeared when the Selftest stopped. Read off the associated pathway number.

### Select the 1V ACV Range




Press the ACV key and then the '10V' soft key:



### Select the Pathway Facility



Press the Status key, then the Config key; and finally the soft key labelled '+/-'



PUSR indicates that the present pathway is as defined by the user's previous selection of front panel keys;

<<= (Enter) decrements the path number by 1;

>=> (Quit) increments the path number by 1.

Press the >=>> soft key seven times. For each press, four characters appear in place of PUSR. Ignore these characters; they are not measurement pathways. Press >=>> once again. This selects pathway PV01; the next press selects pathway PV02, and so on up to PV08 (A-D tests).

By pressing >=>> again, pathway PA01 is activated; the next press selects pathway PA02, and so on up to PA22 (High Accuracy ACV tests).

Further use of the >=>> key activates the WBV test pathways, from PW01 to PW17. After PW17, and a further selection P001, the selection reaches PUSR again.

Use of the <<== key runs through the pathways in the reverse order.

## 2.7.6 List of Diagnostic Tests

### 2.7.6.1 A-D Tests

4007	<b>PV01</b>	<b>A-D Zero Check (A-D pcb)</b> Pathway: Hard Zero via Ref MUX (U301-9) to INT_SIG_BUS and A-D MUX (U401-6). Measure: via A-D.  <b>Test Limits</b>   A-D zero   ≤ 10mV
4008	<b>PV02</b>	<b>+15V Check (A-D pcb)</b> Pathway: +5V from +15V via R301 & Ref MUX (U301-11) to INT_SIG_BUS and A-D MUX (U401-6). Measure: via A-D.  <b>Test Limits</b> +4.5V ≤ Rdg ≤ +5.5V
4009	<b>PV03</b>	<b>-15V Check (A-D pcb)</b> Pathway: -5V from -15V via R306 & Ref MUX (U301-12) to INT_SIG_BUS and A-D MUX (U401-6). Measure: via A-D.  <b>Test Limits</b> -5.5V ≤ Rdg ≤ -4.5V
4010	<b>PV04</b>	<b>REF 2 Check (A-D pcb)</b> Set: INT_SIG_BUS to Zero (U301-9). Pathway: Ref 2 (U402 O/P) to A-D MUX (U401-10). Measure: via A-D.  <b>Test Limits</b> 6.45V ≤ REF 2 ≤ 7.45V
4011	<b>PV05</b>	<b>VREF2_POS Check (+Ref/16), (A-D pcb)</b> Set: INT_SIG_BUS to Zero (U301-9). Pathway: VREF2_POS (U406-7 O/P) to A-D MUX (U401-12). Measure: via A-D.  <b>Test Limits</b> 1.760V ≤ VREF2_POS ≤ 1.860V
4012	<b>PV06</b>	<b>VREF2_NEG Check (-Ref/16), (A-D pcb)</b> Set: INT_SIG_BUS to Zero (U301-9). Pathway: VREF2_NEG (U406-1 O/P) to A-D MUX (U401-11). Measure: via A-D.  <b>Test Limits</b> -1.860V ≤ VREF2_NEG ≤ -1.760V
4013	<b>PV07</b>	<b>+11V Supply Check (A-D pcb)</b> Set: INT_SIG_BUS to Zero (U301-9). Pathway: +7.28V from +11V (via R402/403) to A-D MUX (U401-9). Measure: via A-D.  <b>Test Limits</b> +6.550V ≤ Rdg ≤ +8.010V
4014	<b>PV08</b>	<b>-19V Supply Check (A-D pcb)</b> Pathway: -6.6V from -19V via R309/R308 & Ref MUX (U301-11) to INT_SIG_BUS and A-D MUX (U401-6). Measure: via A-D.  <b>Test Limits</b> -7.22V ≤ Rdg ≤ -6.12V

## 2.7.6.2 High Accuracy (ACV) Tests

- 4015 PA01 AC Preamp X1 Zero Check**  
 Pathway: Hard Zero via Ref MUX (A-D pcb U301-9) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V range selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $|X1\ Zero| \leq 1mV$
- 4016 PA02 AC Preamp X3 Zero Check**  
 Also Checks that loop is closed on X3 range.  
 Pathway: Hard Zero via Ref MUX (A-D pcb U301-9) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 0.3V range selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $|X3\ Zero| \leq 3mV$
- 4017 PA03 AC Preamp 1V Range - Gain Check for Positive Signals**  
 Pathway: +1V via Ref MUX (A-D pcb U301-6) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V range selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $+0.850V \leq Rdg \leq +1.050V$
- 4018 PA04 AC Preamp 1V Range - Gain Check for Negative Signals**  
 Pathway: -1V via Ref MUX (A-D pcb U301-7) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V range selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $-1.050V \leq Rdg \leq -0.850$
- 4019 PA05 AC Preamp - X3 Gain Check**  
 Pathway: +1V via Ref MUX (A-D pcb U301-6) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 0.3V range selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $+2.550V \leq Rdg \leq +3.150V$
- 4020 PA06 AC Preamp - 10V Attenuator Check**  
 Pathway: -7V via Ref MUX (A-D pcb U301-11) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 10V X3 selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $-1.950V \leq Rdg \leq -1.550V$
- 4021 PA07 AC Preamp - 100V Attenuator Check**  
 Pathway: -7V via Ref MUX (A-D pcb U301-11) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 100V X3 selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $-0.195V \leq Rdg \leq -0.155V$
- 4022 PA08 AC Preamp - 1000V Attenuator Check**  
 Pathway: -7V via Ref MUX (A-D pcb U301-11) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1000V X3 selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $-0.032V \leq Rdg \leq -0.020V$

## 2.7.6.2 High Accuracy (ACV) Tests (Contd)

- 4023 PA09 AC Preamp - AC Frequency Counter Check**  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V selected.  
 Measure: Frequency output via Freq. Det (Hi Acc ACV pcb Q101) and Freq Counter (Hi Acc ACV pcb U604).  
 Frequency Error  $|E_f| < 1000\text{ppm}$
- 4024 PA10 AC Preamp - AC Overload Detector Check**  
 Checks: that a 'test' overload level in the ACV Pre-amp is detected, forcing the output to overload.  
 Set: 'OL\_TEST' from U507-7 (Hi Acc ACV pcb) via (Hi Acc ACV pcb Q105), OL\_LEV (Hi Acc ACV pcb Q605), OL\_L (Hi Acc ACV pcb Q504-3, Q505-7/8), OL\_FORCE (Hi Acc ACV pcb U204 gain via D201)  
 Range: ACV 1V selected.  
 Measure: HIACC\_AC output direct via A-D MUX (A-D pcb U401-5). (A and C at logic-1; B at logic-0.)  
 Test Limits  $\text{HIACC\_AC} > +6\text{V}$
- 4025 PA12 AC Preamp - AC Overload Operation Check**  
 Checks: that a detected overload automatically introduces the 1000V attenuator.  
 Pathway: -7V (A-D pcb U301-11) via INT\_SIG\_BUS to Hi Acc ACV pcb (relay K1-6).  
 Set: 'OL\_TEST' from U507-7 (Hi Acc ACV pcb) via (Hi Acc ACV pcb Q105), OL\_LEV (Hi Acc ACV pcb Q605), OL\_L (Hi Acc ACV pcb Q504-3, Q505-7/8), OL\_FORCE (Hi Acc ACV pcb U204 gain via D201)  
 Range: ACV 1V X 3 selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7).  
 Test Limits  $|\text{AC\_SENSE\_SIG}| < 50\text{mV}$
- 4026 PA13 WB 50Ω Input Matching - HF Path DC Check**  
 Checks: WBV 50Ω termination direct.  
 Set: (WBAC pcb) '100mVHF-H' to logic-1 energizes relay K101.  
 (Hi Acc ACV pcb) 'WBAC\_DRV' to logic-1 energizes relay K101.  
 Pathway: +1V from +5V via R102 (A-D pcb K101-9) and 50Ω input of WBAC pcb.  
 Range: WBV 100mVHF selected (1V range).  
 Measure: WBV input voltage at 50Ω termination via E101 (WBAC pcb), Hi Acc ACV pcb U101-5, AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) and A-D MUX (A-D pcb U401-7).  
 Test Limits  $-1.9\text{V} \leq \text{AC\_SENSE\_SIG}$
- 4027 PA14 AC RMS Detector - Loop Check**  
 Checks: RMS Converter path direct.  
 Set: Hi Acc ACV pcb: Transfer commands A and C at logic-1; B at logic-0.  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7). (A and C at logic-1; B at logic-0.)  
 Store: Measured reading as 'M1'.  
 Test Limits  $2.400\text{V} \leq M1 \leq 3.000\text{V}$
- 4028 PA15 AC RMS Detector - Sample and Hold Track Check**  
 Checks: Sample and Hold Track.  
 Set: Hi Acc ACV pcb: Transfer commands A and B at logic-1; C at logic-0.  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7). (A and C at logic-1; B at logic-0.)  
 Store: Measured reading as 'M2'.  
 Test Limits  $(M1 - 10\text{mV}) \leq M2 \leq (M1 + 10\text{mV})$

- 4029 PA16 AC RMS Detector - 'Hold' Operation Check**  
 Set: Hi Acc ACV pcb: Transfer commands A and C at logic-0; B at logic-1.  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Range: ACV 1V selected.  
 Measure: Preamp output AC\_SENSE\_SIG (Q104 on Hi Acc ACV pcb) via A-D MUX (A-D pcb U401-7). (A and C at logic-1; B at logic-0.)  
 Store: Measured reading as 'M3'.  
 Test Limits  $(M2 - 10mV) \leq M3 \leq (M2 + 10mV)$
- 4030 PA17 AC RMS Detector - Quasi-Sinewave Check**  
 Checks: RMS value of quasi-sinewave.  
 Set: Hi Acc ACV pcb: Transfer commands A and B at logic-0; C at logic-1.  
 Pathway: Held M2 from Sample and Hold to Quasi-Sine Generator divider as V\_O.  
 Measure: Quasi-Sinewave RMS value via RMS Converter and A-D.  
 Test Limits  $(M2 - 150mV) \leq Q-S \text{ RMS value} \leq (M2 + 150mV)$
- 4031 PA18 AC RMS Conversion - Full Measurement Check (100Hz Filter)**  
 Checks: RMS value of input to Hi Acc ACV system, via 100Hz filter path.  
 Set: Hi Acc ACV pcb: Transfer commands to follow normal three-measurement sequence. 100Hz Filter.  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Measure: RMS value of input via RMS Converter and A-D.  
 Store: Measured reading as 'F1'.  
 Test Limits  $2.550V \leq \text{RMS value of input} \leq 2.850V$
- PA19 Pathway not used in 4920M**
- 4033 PA20 AC RMS Conversion - Full Measurement Check (10Hz Filter)**  
 Checks: RMS value of input to Hi Acc ACV system, via 10Hz filter path.  
 Set: Hi Acc ACV pcb: Transfer commands to follow normal three-measurement sequence. 10Hz Filter.  
 Pathway: 'CHOP' from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Measure: RMS value of input via RMS Converter and A-D.  
 Test Limits  $(F1 - 30mV) \leq \text{RMS value of input} \leq (F1 + 30mV)$   
 [Where F1 is the stored value from the test for PA18.]
- PA21 Pathway not used in 4920M**
- 4035 PA22 AC RMS Conversion - Linearity Check (10V Range)**  
 Checks: RMS value of input to Hi Acc ACV system.  
 Set: Hi Acc ACV pcb: Transfer commands to follow normal three-measurement sequence. 100Hz Filter.  
 Range: ACV 10V selected.  
 Pathway: 1V AC 'CHOP' signal from U509-39 (DIVN) via Ref MUX (A-D pcb U301-10) and INT\_SIG\_BUS to preamp input (K1-6 on Hi Acc ACV pcb).  
 Measure: RMS value of input via RMS Converter and A-D.  
 Test Limits  $2.350V \leq \text{RMS value of input} \leq 2.450V$

## 2.7.6.3 Wide Band (WBV) Tests


- 4036 PW01 WB DAC +ve Zero Check**  
 Set: WBV DAC to 0V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB+ by HFD0-H.  
 Range: WBV 3V selected.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6; U201-7, via U203-3/2 enabled, to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (DAC and buffer offsets)  
 Test Limits Offset  $\leq \pm 2\text{mV}$
- 4037 PW02 WB DAC -ve Zero Check**  
 Set: WBV DAC to 0V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB- by HFD1-H.  
 Range: WBV 3V selected.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 via U203-6/7 enabled, to J201-2 'WB\_AC'. A-D pcb J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (DAC and inverter offsets)  
 Test Limits Offset  $\leq \pm 2\text{mV}$
- 4038 PW03 WB DAC +ve Full Scale Check**  
 Set: WBV DAC to Full Scale (3.66V) using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB+ by HFD0-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6; U201-7, via U203-3/2 enabled, to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks performance of DAC Reference, DAC and DAC buffer at full scale).  
 Store: Measured reading as 'V1'  
 Test Limits  $3.47\text{V} \leq V1 \leq 3.85\text{V}$
- 4039 PW04 WB DAC -ve Full Scale Check**  
 Set: WBV DAC to Full Scale (3.66V) using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB- by HFD1-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 via U203-6/7 enabled, to J201-2 'WB\_AC'. A-D pcb J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks performance of DAC inverter for full output swing).  
 Test Limits  $-V1 \pm 100\text{mV}$  [Where V1 is the stored value from the test for PW03.]
- 4040 PW05 WB DAC +3.5V Check**  
 Set: WBV DAC to 3.5V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB+ by HFD0-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6; U201-7, via U203-3/2 enabled, to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks performance of DAC output at 3.5V).  
 Store: Measured reading as 'V2'  
 Test Limits  $3.31\text{V} \leq V2 \leq 3.69\text{V}$

- 4041 PW06 WB DAC -3.5V Check**  
 Set: WBV DAC to 3.5V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel socket). Enable DCFB- by HFD1-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 via U203-6/7 enabled, to J201-2 'WB\_AC'. A-D pcb J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks performance of DAC inverter at-3.5V).  
 Store: Measured reading as 'V3'  
 Test Limits  $-V2 - 10\text{mV} \leq V3 \leq -V2 + 10\text{mV}$  [Where V2 is the stored value from the test for PW05.]
- 4042 PW07 WB DC Switch +ve Check**  
 Set: WBV DAC to 3.5V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). Enable DCFB+ by HFD0-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6; U201-7, via U203-3/2 enabled, to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks the loading effect of the DC Switch Buffer and associated switch circuits on the DAC output, assuming that the signal path has been connected).  
 Test Limits  $V2 - 1\text{mV} \leq \text{WB\_AC} \leq V2 + 1\text{mV}$  [Where V2 is the stored value from the test for PW05.]
- 4043 PW08 WB DC Switch -ve Check**  
 Set: WBV DAC to 3.5V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). Enable DCFB- by HFD1-H.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 via U203-6/7 enabled, to J201-2 'WB\_AC'. A-D pcb J107-3 to U401-4 A-D MUX.  
 Measure: DC Level of WB\_AC via A-D (checks the loading effect of the DC Switch Buffer and associated switch circuits on the DAC output, assuming that the signal path has been connected).  
 Test Limits  $V3 - 1\text{mV} \leq \text{WB\_AC} \leq V3 + 1\text{mV}$  [Where V3 is the stored value from the test for PW06.]
- 4044 PW09 WB TTU DC 3.5V Check**  
 Set: WBV DAC to 3.5V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). DCFB+ and DCFB- Disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to the A-D multiplexer).  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6 and to DC\_CHOP via U204-3/2; U201-7 to DC\_CHOP via U204-6/7. DC\_CHOP to U102-3; U102-6 via Q108, Q109 and Q111 to the TTU A101. TTU output 'TTOP' to U205-3; U205-6 via U203-11/10 to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 After 12 secs settling time:  
 Measure: DC Level of the TTU amplifier output at WB\_AC, via the A-D (checks the output of the DC Switch; the AC Switch 'off' state; the TTU and TTU amplifier performance).  
 Test Limits  $4.67\text{V} \leq \text{TTU amp o/p} \leq 7.47\text{V}$

## 2.7.6.3 Wide Band (WBV) Tests (Contd.)

- 4045 PW10 WB TTU DC 1.0V Check**  
 Set: WBV DAC to 1.0V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). DCFB+ and DCFB- Disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to the A-D multiplexer).  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6 and to DC\_CHOP via U204-3/2; U201-7 to DC\_CHOP via U204-6/7. DC\_CHOP to U102-3; U102-6 via Q108, Q109 and Q111 to the TTU A101. TTU output 'TTOP' to U205-3; U205-6 via U203-11/10 to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 After 12 secs settling time:  
 Measure: DC Level of the TTU amplifier output at WB\_AC, via the A-D (checks the linearity of the DC Switch, the TTU and TTU amplifier).  
 Test Limits  $0.41V \leq \text{TTU amp o/p} \leq 0.69V$
- 4046 PW11 WB TTU DC 0V Check**  
 Set: WBV DAC to 0V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to the A-D multiplexer). K101 on A-D pcb and K101 on WBV pcb energized by TESTD and 100mVHF-H signals respectively. This connects the WBV input to +5V in the A-D pcb to test that Q111/Q112 are correctly switched off.  
 Pathway: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6 and to DC\_CHOP via U204-3/2; U201-7 to DC\_CHOP via U204-6/7. DC\_CHOP to U102-3; U102-6 via Q108, Q109 and Q111 to the TTU A101. TTU output 'TTOP' to U205-3; U205-6 via U203-11/10 to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 After 12 secs settling time:  
 Measure: DC Level of the TTU amplifier output at WB\_AC, via the A-D. (Checks the offset performance of the DC Switch, the TTU and TTU output amplifier. Also checks the isolation performance of the AC Switch.)  
 Test Limits  $|\text{TTU amp o/p}| \leq 100\text{mV}$
- 4047 PW12 WB TTU AC 0V Check**  
 Set: WBV DAC to 3.5V using Serial Bus to test that Q109/Q110 are correctly switched off. ACHF-L active by Serial Bus (TTU input connected to front panel input). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to the A-D multiplexer).  
 Pathway 1: 0V\_14 through WBV pcb 50Ω input termination to TTU (A101) input. TTU output 'TTOP' to U205-3; U205-6 via U203-11/10 to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
 Pathway 2: WBV DAC output 'OUT1' (A-D pcb U201-1) via J107-4 to WBV pcb J201-10 to U201-2. From U201-1 to U201-6 and to DC\_CHOP via U204-3/2; U201-7 to DC\_CHOP via U204-6/7. DC\_CHOP to U102-3; U102-6 disconnected from A101 input by Q109 and Q110 turned off.  
 Measure: DC Level of the TTU amplifier output at WB\_AC, via the A-D. (Checks the offset performance of the AC Switch. Also checks the isolation performance of the DC Switch.)  
 Test Limits  $0V \leq |\text{TTU amp o/p}| \leq 100\text{mV}$
- 4048 PW13 Not used**

- 4049 PW14 A-to-D WB Path Check**  
**Set:** WBV DAC to 0V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel input). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to WB\_AC).  
**Pathway:** K101 on A-D pcb and K101 on WBV pcb energized by TESTD and 100mVHF-H signals respectively. This connects the WBV input to +5V in the A-D pcb providing an input to TTU of +1V. Same 1V signal in A-D pcb sent via J121-3 and J121-1 to Hi Acc ACV pcb J31-3 and J31-1, to U101-2 (Via K101-4/3) and U101-3. U101-6 output via K101-7/2 and Q104 as AC\_SENSE\_SIG to J30-1, A-D PCB J120-1 to U401-7 A-D MUX.  
**Measure:** DC Level of AC\_SENSE\_SIG, via the A-D.  
**Store:** Measured reading as 'V4'  
**Test Limits**  $AC\_SENSE\_SIG \leq -0.900V$   
 (If  $AC\_SENSE\_SIG > -0.900V$  , then the 50Ω input is possibly short-circuit, or K101 on the High Acc. ACV pcb is in the wrong state or faulty.)
- 4050 PW15 WB Input Path Check**  
**Set:** WBV DAC to 0V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel input). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to the A-D multiplexer).  
**Pathway:** K101 on A-D pcb and K101 on WBV pcb energized by TESTD and 100mVHF-H signals respectively. This connects the WBV input to +5V in the A-D pcb providing an input to TTU (A101) of +1V. TTU output 'TTOP' to U205-3; U205-6 via U203-11/10 to J201-2 'WB\_AC'. A-D PCB J107-3 to U401-4 A-D MUX.  
**Measure:** DC Level of the TTU amplifier output at WB\_AC, via the A-D. (Checks the AC signal path and the AC switch on the WB pcb.)  
**Test Limits**  $0.41V \leq TTU \text{ amp o/p} \leq 0.69V$
- 4051. PW16 WB Input Z, DC Chan Check**  
**Set:** WBV DAC to 0V using Serial Bus. ACHF-L inactive by Serial Bus (TTU input connected to chopper output). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to WB\_AC).  
**Pathway:** K101 on A-D pcb and K101 on WBV pcb energized by TESTD and 100mVHF-H signals respectively. This connects the WBV input to +5V in the A-D pcb providing an input to Q111 of +1V (but Q111 turned off). Same 1V signal in A-D pcb sent via J121-3 and J121-1 to Hi Acc ACV pcb J31-3 and J31-1, to U101-2 (Via K101-4/3) and U101-3. U101-6 output via K101-7/2 and Q104 as AC\_SENSE\_SIG to J30-1, A-D PCB J120-1 to U401-7 A-D MUX.  
**Measure:** DC Level of AC\_SENSE\_SIG, via the A-D.  
 (Checks input-impedance compensation circuit Q105/R136/R137 for DC channel mode)  
**Test Limits**  $V4 - 1mV \leq AC\_SENSE\_SIG \leq V4 + 1mV$
- 4052 PW17 WB 100mV Path Check**  
**Set:** WBV DAC to 0V using Serial Bus. ACHF-L active by Serial Bus (TTU input connected to front panel input). DCFB+ and DCFB- disabled by both HFD1-H and HFD0-H inactive, enabling U203-11/10 (TTU amplifier output to WB\_AC).  
**Pathway:** K101 on A-D pcb energized by TESTD active, and and K101 on WBV pcb unenergized by 100mVHF-H inactive. On the WB pcb, this connects the attenuator in the output of U101 to +5V via 200Ω in the A-D pcb setting the WBAC\_HI line on th A-D pcb to +2.4V. This is sent via J121-3 and J121-1 to Hi Acc ACV pcb J31-3 and J31-1, to U101-2 (Via K101-4/3) and U101-3. U101-6 output via K101-7/2 and Q104 as AC\_SENSE\_SIG to J30-1, A-D PCB J120-1 to U401-7 A-D MUX.  
**Measure:** DC Level of AC\_SENSE\_SIG, via the A-D.  
**Test Limits**  $-3.1V \leq AC\_SENSE\_SIG \leq -1.7V$   
 (If  $AC\_SENSE\_SIG < -1.100V$  , then K101 on WB pcb is either faulty or wrong state, or 50Ω input is  $> 50\Omega$ .)



## SECTION 3 DISMANTLING AND REASSEMBLY

This section contains information and instructions for dismantling the Datron 4920M to PCB level. Reassembly is generally the reverse of dismantling, but where necessary, additional notes are given.

### 3.1 General Precautions

#### 3.1.1 WARNING

ISOLATE THE INSTRUMENT FROM THE LINE SUPPLY BEFORE ATTEMPTING ANY DISMANTLING OR REASSEMBLY.

#### 3.1.2 CAUTIONS

1. HANDLE THE INSTRUMENT CAREFULLY WHEN PARTIALLY DISMANTLED, TO AVOID SHAKING UNSECURED ITEMS LOOSE.
2. DO NOT TOUCH THE CONTACTS OF ANY PCB CONNECTORS.
3. ENSURE THAT NO WIRES ARE TRAPPED WHEN FITTING COMPONENTS, ASSEMBLIES OR COVERS.
4. DO NOT ALLOW WASHERS, NUTS, ETC. TO FALL INTO THE INSTRUMENT.

### 3.2 General Mechanical Layout

Assembly Drawings in Volume 2, Section 11, pages 11.1-1 to 11.1-8; show how the 4920M is broken down into sub-assemblies.

#### 3.2.1 Front Panel

The Front Panel layout is illustrated in the User's Handbook, Section 3, Page 3-1.

Two fixed N-type plugs are provided at the left side of the panel, for connection to the source being measured.

Two displays are mounted side-by-side. The left-hand display shows the measurement reading, also providing activity symbols for the keys beneath the screen. The right-hand display presents menus as selected by the menu keys below it, showing instrument current-status information.

Two banks of pushbutton switches are provided to control the instrument's operation. For each switch, some indication of the action of pressing the switch is given on one of the two displays.

The line power is turned on and off by a toggle pushbutton on the extreme right side of the Front Panel.

#### 3.2.2 Rear Panel

The Rear Panel Layout is illustrated and described in the User's Handbook, Section 2, Page 2-3.

Selection of Line Voltage is described in the User's Handbook, Section 2, Page 2-4: 'Preparation for Operation'.

Electrical Connectors, are described in the User's Handbook, Section 2, Page 2-8: 'Connectors and Pin Designations'.

## 3.3 Location and Access

### 3.3.1 External Construction

The front and rear panels are joined by two side extrusions running from front to rear. These extrusions provide slots for the handles or rack mounting 'ears'. Top and bottom covers are fitted by sliding them forward along the extrusions, then each is secured by two captive spring-loaded screws to the rear panel. The bottom cover carries the tilt-stand and four rubber feet. Ground screening of the covers is provided by aluminium plates fitted to the inside of the covers; the main ground connections being made to the rear panel through the securing screws.

### 3.3.2 Internal Construction

Inside the covers, mechanical strength is provided by the two side extrusions, separated and secured by two cross supports - the rear panel plate, and a similar plate at the front - which together form a rigid box-section. An internal cross support divides the interior of the instrument into front and rear partitions:

#### Interior Partitions

- The **Rear Partition** is occupied by a sub-chassis screwed to both the rear panel metalwork and the internal cross support. Mains (Line) and Low-Voltage transformers are secured to the underside, and external electrical connections pass through the rear of the sub-chassis.

On the upper sub-chassis, nylon slides locate the Digital PCB Assembly, which fits at the front into polycarbonate mounts on the main cross support, with screws securing the assembly to the rear panel metalwork. A Mylar sheet glued to the top of the sub-chassis provides insulation for the joints on the underside of the digital assembly. External electrical connections to the assembly pass through the rear panel metalwork, which is also used as an additional heatsink for four transistors.

- The **Front Partition** contains the metal Shield Assembly, attached by a total of five polycarbonate insulators to the front panel metalwork and internal cross support. The assembly is divided into upper and lower spaces by a horizontal plate.

Two pcb assemblies are mounted on top of the Shield: the Wide Band AC PCB Assembly, in its screening case, is fitted on the left; the A-D / Control PCB Assembly is on the right. The High Accuracy AC PCB Assembly is mounted on the underside. All three assemblies are screwed into nuts captive in the shield plate.

- **Connecting Cables** between the various assemblies pass through cut-outs in the metalwork, and are loomed and secured where necessary.

#### Front Extension

The instrument extends forward from the main box section to accommodate the front panel components. Externally it is enclosed by a structural-foam bezel, complete with display filters, terminal labels and apertures for the banks of press-button switches. The bezel is secured to the front cross support by two screws and lock washers at each end, which are accessible from the sides of the instrument once the top and bottom covers have been removed.

When the bezel is removed:

- The **Switch Assembly** is mechanically secured to the rear of the bezel, but electrically connected by two cables to two sockets on the component side of the Display PCB. This assembly does not include the Power On/Off switch.
- The **Power On/Off Switch Assembly** is secured by two screws to the rear of the right side extrusion, beneath the sub-chassis. The switch itself is operated by a cranked moulding fitted inside the extrusion slide. The switch action is 'Push On - Push Off'.

A metal rod in the moulding extends to the front extrusion, where a second cranked moulding connects it to the front panel On/Off pushbutton. The button is a tight push-fit, and not cemented to the moulding, so that it does not prevent the bezel from being removed. The location of the switch is adjusted so that the pushbutton is flush with the bezel when in the 'Off' position, and depressed into the bezel when power is switched 'On'.

- The **Display PCB Assembly** is screwed to the front cross support. It carries the two displays which are viewed through the filters in the bezel. A metal screen on the left end of the assembly shields the signals on the front panel terminations from the high voltage pulses which drive the displays.
- The **'WBV' Precision N-type Input Socket** is mounted on a connector bracket. This is secured by three screws to the front end-plate of the Wide Band PCB Assembly, forming an integral part of it. A rigid coaxial connector passes the input signal from the WBV socket into the assembly.
- The **'ACV' Precision N-type Input Socket** is mounted on a connector bracket, which is secured by four screws to the front cross support. A twisted pair passes the input signal from the ACV socket via the A-D Control Assembly into the High Accuracy PCB Assembly on the underside of the shield plate.

## 3.4 General Access

- ENSURE THAT POWER IS OFF.
- Heed the General Precautions 3.1.1 and 3.1.2.

If, during a procedure, sufficient access has been obtained, then no further dismantling is required.

### 3.4.1 Top Cover

- **Removal**
  - a. Release the two spring-loaded screws holding the cover to the rear panel.
  - b. Slide the cover to the rear until:
    - i. The small locating tongue on the rear of the top ground shield disengages from the rear panel.
    - ii. The cover front flange clears the bezel.
  - c. Lift off the cover.
- **Fitting**
  - a. Locate the cover on the top rails of the side extrusions, its front flange just behind the bezel.
  - b. Press down on the cover and slide it forward until:
    - i. The cover front flange slides under the bezel.
    - ii. The small locating tongue on the rear of the top ground shield engages into the rear panel.
  - c. Tighten the two spring-loaded screws to secure the cover to the rear panel.

### 3.4.2 Bottom Cover

- **Removal**
  - a. With the instrument inverted, release the two spring-loaded screws holding the bottom cover to the rear panel slot.
  - b. Slide the cover to the rear until:
    - i. The small locating tongue on the rear of the bottom ground shield disengages from the rear panel.
    - ii. The cover front flange clears the bezel.
  - c. Lift off the cover.
- **Fitting**
  - a. With the instrument inverted, locate the bottom cover on the bottom rails of the side extrusions, its front flange just behind the bezel.
  - b. Press down on the cover and slide it forward until:
    - i. The cover front flange slides under the bezel.
    - ii. The small locating tongue on the rear of the bottom ground shield engages into the rear panel slot.
  - c. Tighten the two spring-loaded screws which secure the cover to the rear panel.

## 3.4 General Access (Contd.)

### 3.4.3 Front Bezel

- Remove top and bottom covers: 3.4.1 and 3.4.2.

#### Removal

(Page 11.1-1, DA400927 Sh. 1)

- a. Remove the four M2.5 x 6mm Pozipan screws holding the bezel to the side extrusions, each with its two spring washers.
- b. Gently withdraw the bezel from the body of the instrument, taking care to retain the power switch key cap, which is a push fit onto its cranked moulding, and comes away with the bezel. **Do not attempt** to prize the Power key cap out of its recess before removing the bezel - it detaches easily with the bezel. Do not strain the two ribbon cables connecting the Switch PCB to the Display PCB.

#### Fitting

Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring. Tighten down the screws and make a final inspection to ensure that the ribbon cable and mechanical elements are correctly fitted and secured.

### 3.4.4 Rear Panel Assembly

*N.B. For most purposes it should not be necessary to remove the Rear Panel Assembly. However, it is necessary when the Digital PCB Assembly is to be taken out. It can be easier to remove the Rear panel and Digital board together, separating the two later, than to remove the panel first. Two procedures are given, the first to remove the Rear Panel on its own (in this sub-section), and the second to remove the Digital assembly (in sub-section 3.5.1).*

- Remove top and bottom covers: 3.4.1 and 3.4.2.

#### Removal of Rear Panel Only

(Facing page 11.1-3, DA400928 Sh. 1)

- a. Remove the eight M3 x 8mm Pozipan screws which attach the Rear Panel to the sub-chassis and digital assembly.
- b. Remove the four M3 x 8mm Pozi-countersunk screws which secure the Rear Panel to the side extrusions.
- c. Gently ease the rear panel and attached corner blocks away from the body of the instrument and remove.

#### Fitting

- a. Offer up the rear panel to the body of the instrument, locating the corner-block spigots into the channels of the side extrusion.
- b. Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring. Make a final inspection to ensure that the wiring is correctly fitted and secured.

## 3.5 Sub-Assembly Removal and Fitting

### 3.5.1 Digital PCB Assembly

- Remove top and bottom covers: 3.4.1 and 3.4.2.
- Stand the instrument in its normal upright position.

#### 3.5.1.1 Removal of combined Rear Panel and Digital PCB Assembly

- Carefully remove the three 3M ribbon connectors from PL1, PL2 and PL3 on the right front corner of the Digital Assembly.  
(DA400933 sheet 2: Sect 11 facing page 11.3-1).  
*Note: Each 3M ribbon connector has a rectangular key, which locates into a recess in the fixed socket shroud, leaving a narrow slot into which a small screwdriver blade can be inserted and twisted to lever off the connector.*
  - Carefully remove the three Molex connectors from PL4, PL5 and PL6 on the right end of the Digital Assembly.  
(DA400933 sheet 2: Sect 11 facing page 11.3-1).
  - Remove the three M3 x 8mm Pozipan screws which attach the Rear Panel to the sub-chassis.  
(DA400928 sheet 1: Sect 11 facing page 11.1-3)
  - Remove the four M3 x 8mm Pozi-countersunk screws which secure the Rear Panel to the side extrusions.  
(DA400928 sheet 1: Sect 11 facing page 11.1-3)
  - Gently ease the rear panel and digital assembly away from the body of the instrument. Carefully slide the two to the rear, and remove.
- **Fitting**
    - Locate the Digital Assembly PCB into the nylon slides fitted to the sub-chassis.
    - Reverse the removal procedure, consulting the reference drawings at each stage. Slide the combination forward, until the digital assembly is fully home between the tongues of the three polycarbonate mounts on the cross support. Be careful not to trap any wiring.
    - Make a final inspection to ensure that the wiring, ribbon cables and sockets are correctly fitted and secured.

#### 3.5.1.2 Separating the Removed Rear Panel and Digital PCB Assembly

- **Separation**  
Remove the five M3 x 8mm Pozipan screws which attach the Rear Panel to the Digital Assembly, and carefully separate the two.  
(DA400928 sheet 1: Sect 11 facing page 11.1-3)
- **Recombination**  
Reverse the separation procedure.

## 3.5 Sub-Assembly Removal and Fitting (Contd.)

### 3.5.2 Display PCB

Remove top and bottom covers:  
3.4.1 and 3.4.2.

Remove the Front Bezel: 3.4.3.

#### Removal

(DA400928 sheet 1: Sect 11 facing page 11.1-3)

- a. Disconnect the two eight-way ribbon connectors from PL22 and PL23 (From the Switch Assembly in the Bezel) on the front of the Display PCB. Note the correct positions for later return  
(See also DA400744 sheet 1: Sect 11 facing page 11.2-2; and DA400739 sheet 1: Sect 11 facing page 11.2-1)
- b. Remove the Bezel and Switch Assembly.
- c. At the right end of the display assembly, pull the cranked moulding off the Power Switch operating rod.
- d. Disconnect the two 3M ribbon connectors from PL20 and PL21 on the front of the Display PCB.  
*Note: The 3M ribbon connector has a rectangular key, which locates into a recess in the fixed plug shroud, leaving a small slot into which a small screwdriver blade can be inserted and twisted to lever off the socket easily.*
- e. Remove the three M3 x 8mm Pozipan screws which attach the Display Assembly to standoffs on the Front Panel metalwork.
- f. Disengage the Display Assembly from the four black retainers on the top of the front panel metalwork, and carefully remove.

#### Fitting

Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring. Make a final inspection to ensure that the wiring and ribbon cables are correctly fitted and secured.

### 3.5.3 Front Panel Switch PCB Assembly

Remove top and bottom covers:  
3.4.1 and 3.4.2.

Remove the Front Bezel: 3.4.3.

#### Removal

(DA400931 Sh. 1, Sect 11 page 11.1-6)

- a. Lay the Bezel face down, so that the rear of the Switch Assembly is accessible.
- b. Remove the two M2.5 x 6mm Pozipan screws, each with its shakeproof and plain washer, which attach the assembly to the bezel at the right end of the switch assembly.
- c. Remove the two M2.5 x 12mm Pozipan screws, each with its shakeproof and plain washer, which attach the assembly to the bezel through the support bar running across the rear of the assembly.
- d. Carefully lift the switch assembly, complete with key caps, from the bezel. The key caps should slide easily through the two apertures in the bezel.

#### Fitting

Ensure that the key caps are correctly fitted. Reverse the removal procedure, consulting the reference drawings at each stage. Make a final inspection to check that the key caps are correctly oriented.

### 3.5.4 'ACV' N-Type Input Socket

- Remove top and bottom covers: 3.4.1 and 3.4.2.
- Remove the Front Bezel: 3.4.3.
- **Removal**  
(Facing page 11.1-1, Drawing DA400927 Sh. 1)  
(Facing page 11.1-3, Drawing DA400928 Sh. 1)  
(Facing page 11.4-1, Drawing DA400936 Sh. 1)
  - a. Stand the instrument in its normal upright position.
  - b. Disconnect the Molex connector from J102 at the left front of the A-D assembly (Upper half of instrument - twisted pair).
  - c. Remove four M3 Pozipan screws which attach the socket bracket to the front cross support.
  - d. Withdraw the bracket and socket from the instrument, carefully feeding the twisted pair and Molex connector through the gap between the front of the shield and the front cross support.
  - e. The N-type socket connector assembly can now be removed from the bracket by unscrewing the socket nut.
- **Fitting**
  - a. Reverse the removal procedure, consulting the reference drawings at each stage. Be careful to route and reconnect the twisted pair correctly.

### 3.5.5 A-D / Control PCB Assembly

- Remove top cover: 3.4.1.
- **Removal**  
(Page 11.1-3, Drawing DA400928 Sh. 2)  
(Facing page 11.4-1, Drawing DA400936 Sh. 1)
  - a. Stand the instrument in its normal upright position.
  - b. Disconnect the Molex connector from J102 at the left front corner of the A-D assembly.  
(Input connection - black/white twisted pair.)
  - c. Disconnect the Molex connector from J131 at the left front corner of the A-D assembly (connection to AC Wideband Assembly).
  - d. Release the spring clip which retains the 3M ribbon connector in PL3 at the right front corner of the Digital Assembly, by pushing it over away from the ribbon. Disconnect the connector by lifting it clear of the fixed socket shroud. Release the ribbon cable from its housing on the cross chassis. (This cable is soldered at the A-D / Control Assembly end as J110.)
  - e. Release the spring clips which retain the 3M ribbon connectors in J105 and J107 at the left rear of the A-D assembly, by pushing them over away from the ribbon. Disconnect the connectors by lifting them clear of the socket shrouds.  
*Note: Each 3M ribbon connector has a rectangular key, which locates into a recess in the fixed socket shroud underneath the ribbon, leaving a narrow slot into which a small screwdriver blade can be inserted and twisted to lever off the connector.*
  - f. Disconnect the Molex connector from J103 on the A-D / Control Assembly.
  - g. Disconnect the Molex connectors from J120/121/122 at the left front corner of the A-D / Control Assembly (High Accuracy ACV Assembly connections).
  - h. Release the A-D / Control Assembly by removing the five M3 x 6 Pozipan screws, each with its wavy washer.
  - j. Gently lift the A-D / Control Assembly out of the instrument, taking care not to damage any cables or components, and remove.
- **Fitting**  
Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring. Make a final inspection to ensure that the cable plugs are connected to the correct sockets.

## 3.5 Sub-Assembly Removal and Fitting (Contd.)

### 3.5.6 AC Wideband Assembly

N.B. Removal of this 'Sub-assembly' is limited to taking the screened box out of the instrument. Further disassembly should not be attempted unless the necessary equipment is available to recalibrate the WBV function.

- Remove top cover: 3.4.1.

- **Removal**

(Page 11.1-3, Drawing DA400928 Sh. 2)

(Facing page 11.4-1, Drawing DA400936 Sh. 1)

(Facing page 11.7-2, Drawing DA400939 Sh. 1)

- a. Stand the instrument in its normal upright position.
- b. Disconnect the Molex connector from J131 at the front left of the A-D assembly (connection to WBV PCB Assembly). Release the cable from its clip on the front panel.
- c. Release the spring clip which retains the 3M ribbon connector in J107 at the left rear of the A-D assembly, by pushing it over away from the ribbon. Disconnect the connector by lifting it clear of the fixed socket shroud. Release the ribbon cable from its clip on the chassis.  
*Note: Each 3M ribbon connector has a rectangular key, which locates into a recess in the fixed socket shroud underneath the ribbon, leaving a narrow slot into which a small screwdriver blade can be inserted and twisted to lever off the connector.*  
Release the ribbon cable from its clip on the center panel.
- d. Release the AC Wideband Assembly from the center panel by removing the six M3 x 6 Pozipan screws, each with its shakeproof washer.
- e. Gently move the assembly to the rear to extract the integral WBV precision 'N' type receptacle and mounting bracket from its housing in the Bezel. Lift the assembly out of the instrument, taking care not to damage any cables or components, and remove.
- f. Remove the two 4-40 x 3/8 Pozipan screws, each with its shakeproof washer and plain washer, securing the D-type ribbon plug to J201 at the rear of the AC Wideband Assembly. Disconnect and remove the cable and socket from J201. If the assembly is to be returned for service, retain the complete ribbon cable, screws and washers for fitting to the replacement assembly.

- **Fitting**

Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring. Ensure that the WBV socket fits correctly into its hole in the bezel, before finally tightening the assembly down to the center panel. Make a final inspection to ensure that the cable sockets are correctly connected and secured.

### 3.5.7 High Accuracy ACV Preamp

N.B. Removal of this 'Sub-assembly' is limited to taking the complete PCB Assembly out of the instrument. Further disassembly should not be attempted unless the necessary equipment is available to recalibrate the ACV function.

- Remove bottom cover: 3.4.2.

- **Removal**

(Page 11.1-4, Drawing DA400928 Sh. 3)

(Facing page 11.5-1, DA400938 Sh. 1)

- a. Ensure that the instrument is inverted.
- h. Release the Preamp PCB Assembly by removing the five M3 x 6 Pozipan screws, each with its wavy washer, which secure it to the High Accuracy ACV PCB Assembly.
- j. Holding the Preamp PCB Assembly by its left and right ends, and keeping it parallel with the ACV PCB beneath, gently lift the assembly to disconnect its three connector sockets: P34; P35; P36 from their plugs on the ACV PCB. Lift the assembly out of the instrument, taking care not to damage any cables or components, and remove.

- **Fitting**

Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring.

### 3.5.8 High Accuracy ACV PCB Assembly

**N.B.** Removal of this 'Sub-assembly' is limited to taking the complete PCB Assembly out of the instrument. Further disassembly should not be attempted unless the necessary equipment is available to recalibrate the ACV function.

- Remove bottom cover: 3.4.2.
- Remove the High Accuracy Preamplifier Assembly: 3.5.7.

- **Removal**

*(Page 11.1-4, Drawing DA400928 Sh. 3)*

*(Page 11.6-1, DA400937 Sh. 1)*

- a. Ensure that the instrument is inverted.
- b. Release the spring clip which retains the 3M ribbon connector in J33 at the rear of the assembly, by pushing it over away from the ribbon. Disconnect the socket by lifting it clear of the fixed socket shroud.  
*Note: Each 3M ribbon connector has a rectangular key, which locates into a recess in the fixed socket shroud opposite the ribbon, leaving a narrow slot into which a small screwdriver blade can be inserted and twisted to lever off the connector.*
- c. Disconnect the Molex connectors from J30/31/32 at the left front of the assembly.
- h. Release the assembly by removing the seven M3 x 6 Pozipan screws, each with its wavy washer, which secure it to the Center Panel.
- n. Gently lift the assembly out of the instrument, taking care not to damage any cables or components, and remove.

- **Fitting**

Reverse the removal procedure, consulting the reference drawings at each stage. Be careful not to trap any wiring.

## 3.6 Transformer Assemblies

### 3.6.1 Mains Transformer Assembly *(This Assembly includes the Power Switch and Voltage Selector Switch)*

*N.B. To fit a mains transformer after removal, an M4 torque wrench capable of setting to 4Nm is required. Two 'Tyrap' cable ties will be required (Datron part No.: 590013).*

- Remove top and bottom covers: 3.4.1 and 3.4.2.
- Remove the Rear Panel: 3.4.4.

#### • Removal

*(Facing page 11.1-4, Drawing DA400928 Sh. 3)*

*(Page 11.1-4, Drawing DA400929 Sh. 1)*

*(Facing page 11.1-6, Drawing DA400929 Sh. 4)*

*(Facing page 11.1-8, Drawing DA400749 Sh. 1)*

*(Facing page 11.3-2, Drawing DA400933 Sh. 1)*

- a. Ensure that the instrument is inverted.
  - b. Identify the Mains Transformer (the larger of the two), Power Switch and Voltage Selector Switch, in the right end of the sub-chassis at the rear of the instrument.
  - c. Identify the **green/yellow** ground bonding lead from the mains transformer to the bonding point between the power input plug and the power fuse, on the sub-chassis.
  - d. Remove the nut from the bonding point and remove the green/yellow lead identified in (c) above. Replace the nut to retain the bonding braid.
  - e. After noting how they are positioned, cut the two 'TYRAP' cable ties that hold the transformer wiring.
  - f. Turn the instrument to its upright position and disconnect the Molex socket of the mains transformer cable from PL5 (A & B) on the Digital PCB Assembly. Carefully feed the cable and socket back through the gap at the end of the sub-chassis, to the same side as the mains transformer.
  - g. Return the instrument to its inverted position.
  - h. Remove the two M4 nylock nuts and plain washers which attach the Mains Transformer to the sub-chassis studs.
  - j. Tip the instrument to stand on its right side and remove the mains transformer, laying it down on the bench so that the remaining wiring is not strained.
  - k. Identify the Power Switch assembly located in the slider of the right side extrusion. Remove two hex socket-headed M3 x 6 screws which secure the backplate to a retaining plate inside the extrusion slide.
  - l. Lever the white operating bar of the power switch out of its cranked slider, and remove the switch.
  - m. Carefully cut off the heatshrink sleeves at the ends of the blue and brown leads which are connected to the two end tags of the power switch. Note the positions and unsolder the leads from the tags.
  - n. Identify the Voltage Selector Switch located at the rear of the sub-chassis. Remove two M3 x 8mm Pozi-countersunk screws, nuts and washers which secure the switch to the sub-chassis.
  - p. Remove the two switches and the Mains Transformer.
- **Fitting**
- a. Reverse the dismantling procedure, consulting the reference drawings at each stage. Pay particular attention to the following points:
    - i. Refer to operation (m). Fit new lengths of heatshrink sleeve to the blue and brown leads which were disconnected. Solder the leads to the correct power switch tags. Push the sleeves down to cover the joints completely and shrink to fit.
    - ii. Stand the instrument on its right side to assist the positioning of the power switch retaining plate correctly in the right extrusion slide. After securing the switch assembly to the retaining plate, ease off the screws and set the switch to Off. Adjust the fore-and-aft position by sliding the whole mechanical assembly until the key cap is flush with the surface of the front panel bezel. Retighten the screws and recheck the key cap alignment.
    - iii. Take care not to trap any wiring when fitting the transformer.
    - iv. Using a torque wrench, tighten the transformer securing nuts to 4Nm.
    - v. Check that the wiring is set in the correct routing, is not trapped, and the connections are mechanically secure.
    - vi. Tie the cabling together using two new 'TYRAP' cable ties, in the positions noted in operation (e).
    - vii. Carry out a final inspection to ensure that the components are correctly fitted.

### 3.6.2 Low Voltage Transformer Assembly

*N.B. To fit a low voltage transformer after removal, an M4 torque wrench capable of setting to 3Nm is required. Two 'Tyrap' cable ties will be required (Datron part No.: 590013).*

- Remove top and bottom covers: 3.4.1 and 3.4.2.
  - **Removal**  
*(Page 11.1-3, Drawing DA400928 Sh. 2)*  
*(Facing page 11.1-4, Drawing DA400928 Sh. 3)*  
*(Page 11.1-4, Drawing DA400929 Sh. 1)*  
*(Facing page 11.1-6, Drawing DA400929 Sh. 4)*  
*(Page 11.1-8, Drawing DA400962 Sh. 1)*  
*(Facing page 11.3-2, Drawing DA400933 Sh. 1)*
- a. Ensure that the instrument is inverted.
  - b. Identify the Low Voltage Transformer in the center of the sub-chassis at the rear of the instrument.
  - c. Turn the instrument to its upright position and disconnect the Molex connectors of the two low voltage transformer cables from PL4 and PL6 on the Digital PCB Assembly.
  - d. Stand the instrument on its right side. Carefully feed the cables and connectors back through the gap at the end of the sub-chassis, to the same side as the transformer.
  - e. After noting how they are positioned, cut the two 'TYRAP' cable ties that hold the transformer wiring.
  - f. Turn the instrument to its upright position and disconnect the Molex connector of the low voltage transformer cable from J103 on the A-D PCB Assembly.
  - g. Stand the instrument on its right side. Carefully feed the cable and connector back through the cutout in the guard box screen to the same side as the transformer.
  - h. Return the instrument to its inverted position.
  - j. Release one end of the perspex cable retainer, by pressing the peg in the center of the plastic split pin and withdrawing the pin. Lift the cable and socket out of the cutout, and re-secure the retainer in position using the split pin.
- k. Remove the two M4 nylock nuts and plain washers which attach the Low Voltage Transformer to the sub-chassis studs.
  - l. Carefully lift out and remove the Low Voltage Transformer, cables and connectors.
- **Fitting**
    - a. Reverse the dismantling procedure, consulting the reference drawings at each stage. Pay particular attention to the following points:
      - i. Take care not to trap any wiring when fitting the transformer.
      - ii. Using a torque wrench, tighten the transformer securing nuts to 3Nm.
      - iii. Check that the wiring is set in the correct routing, is not trapped, and the connections are mechanically secure.
      - iv. Tie the cabling together using two new 'TYRAP' cable ties, in the positions noted in operation (e).



## SECTION 4 SERVICING

### 4.1 Routine Servicing

The only routine servicing required under normal conditions is the replacement of the Lithium battery which powers the non-volatile calibration memory.

The calibration requirements after changing the battery are different depending on whether the change was done with power off or with power on. These requirements are summarized in the table below.

**Summary** (Refer also to Sub-section 4.2)

<b>After Battery Change</b>			
<b>Servicing and Time Interval</b>	<b>Procedure Section 4</b>	<b>Calibration Required</b>	<b>Calibration Procedure</b>
<b>Change the Internal Battery with Power On</b>			
Not greater than 5 years	4.3	Routine Calibration	User's Handbook Sect 8
<b>Change the Internal Battery with Power Off</b>			
Not greater than 5 years	4.3	Special Calibration Routine Calibration	Sub-sect. 1.4 User's Handbook Sect 8

## 4.2 Adjustment Following Replacement of PCBs

### 4.2.1 Removal of Covers - Maintenance Calibration

The high accuracy of this instrument demands that its internal environment remains undisturbed after calibration. After removal of the top or bottom cover, a routine calibration or specification verification may be required (routine calibration is usually simpler - refer to the User's Handbook, Section 8). This is also sufficient for removal and replacement of the following sub-assemblies:

Top Cover, Bottom Cover, Switch PCB, Display PCB,  
Mains Transformer, Low Voltage Transformer.  
Battery BT1 on the Digital PCB (Changed with power on).

For calibrations required after changing other sub-assemblies, refer to 4.2.2 below.

### 4.2.2 Routine and Special (Maintenance) Calibrations Required following Change of Sub-Assembly

	Freq Cal	Special Cal ALIn	Routine Cal ACV Gain	Routine Cal WBV Gain	Special Cal WLIn	Special Cal ACV Flatness	Special Cal WBV 1V Flatness	Special Cal WBV 3V Flatness	Special Cal Flit
<b>Reference to Procedure</b>	1-6	1.4-5	User's 8-6	User's 8-9	1.4.2	1.4.4.8	1.4.4.8	1.4.4.9	1.4.3
<b>Sub-Assembly Changed:</b>									
Battery BT1 in Digital PCB (Changed With Power off)	√	√	√	√	√	√	√	√	√
Digital PCB: Whole PCB	√	√	√	√	√	√	√	√	√
A-D PCB			√	√	√				
High Accuracy AC PCB	√	√	√	√		√	√	√	√
High Accuracy AC Preamp PCB			√			√	√		
AC Wideband PCB				√	√		√	√	

## 4.3 LITHIUM BATTERY - REPLACEMENT

(Datron Part No. 920228)

### FIRST READ THESE NOTES!

- The lithium battery which powers the non-volatile RAM should be changed at or before 5 years from new, and at no greater than 5-year intervals thereafter.
- The following procedures assume that the instrument will remain powered-up during the operations of disconnecting the old battery and connecting the new battery. To ensure memory integrity the soldering iron used must be isolated from line ground (mains earth) by at least 50k $\Omega$ .

Routine calibration will be required (*User's Handbook Section 8*) because of the high accuracy of the instrument, whose internal environment will have been disturbed by removing and replacing the top cover.

If instrument power does not remain ON during the whole of the procedure 4.3.1, disconnecting the battery will reset the calibration memory to its nominal state. This will require a **Special Calibration** to be carried out (*Section 1.4*) as well as the full Routine Calibration, before the instrument specification can be realized, as calibration data will be corrupted.

It is therefore strongly recommended that the battery be changed with **Power ON**, immediately prior to a scheduled routine calibration.

### 4.3.1 Digital Assembly 400933 - Procedure

- Ensure that power ON is selected.
- Remove the top cover (*Section 3 para. 3.4.1*).
- Remove the battery (refer to *Fig. 4.1*):
  - Attach a heatsink to resistor R533 soldered to the battery positive terminal. Unsolder R533 from the battery terminal.
  - Attach a heatsink to the wire between the negative battery terminal and E502. Unsolder the wire from the battery terminal.
  - Remove the battery from its clip.
- Observing correct polarity, reverse the procedure of step (c) to fit a new battery and solder it in.

### 4.3.2 Return to Use (Refer also to Sub-section 4.2)

- Refit the top cover (*Section 3 para. 3.4.1*).
- If the instrument power was turned off during the battery-change procedure, carry out the **Special Calibration** detailed in *Section 1.4*.
- Carry out **Full Routine Recalibration** (*User's Handbook Section 8*).






Fig. 4.1 View of Battery from Rear of Instrument




# SECTION 5 TECHNICAL DESCRIPTIONS

Note: The technical descriptions in this section use the following conventions to identify individual components and their values:-

## Component Identification



Example: Op-amp U2013-2-1 would be found on sheet 2 of the Wideband AC circuit diagram as:



## Component Value

In calculations, symbols in the form "C<sub>xxx</sub>" represent the values of components whose designators are in the form "CXXX".

Example: R<sub>423</sub> represents the ohmic value of resistor R423.

## 5.1 Principles of Operation

### 5.1.1 Simplified Block Diagram

Figure 5.1.1.1 illustrates the main functional blocks and signal flow within the 4920M.




FIG.5.1.1.1 4920M SIMPLIFIED BLOCK DIAGRAM

## 5.1.2 General Principles

The 4920M Alternating Voltage Measurement Standard is a very high accuracy, true RMS sensing, programmable AC voltmeter designed for calibration and standards laboratory applications. The instrument has two separate inputs – a high accuracy input (ACV input) for high accuracy measurements up to 1000V at frequencies up to 1MHz, and a wideband input (WBV input) for measurements up to 3V at frequencies as high as 20MHz.

### 5.1.2.1 High Accuracy AC (ACV) Input

The ACV input is used to measure voltages in the range 100mV to 100V over a frequency range of 10Hz to 1MHz, and voltages in the range 100V to 1000V over a frequency range of 10Hz to 100kHz; to very high accuracy ( $\pm 30$  ppm absolute accuracy between 100mV and 100V at frequencies between 40Hz and 20kHz).

The ACV measurement function employs precision AC input attenuators and an electronic RMS detector, to provide the highest possible speed of response.

As part of every measurement cycle the gain of the RMS detector is determined by applying a known AC signal (quasi-sinewave) to it, at an amplitude very close to that of the input value. This technique eliminates linearity errors in the RMS detector, together with time and temperature drifts in the detector's gain.

#### Three-Measurement Transfer

In practice, each measurement cycle requires three separate measurements to be made by the instrument's A-D converter.

#### Measurement M1

During the first measurement (M1), the ACV input – suitably amplified or attenuated depending on the range selected – is applied to the RMS detector, and the A-D converter measures the DC output of the detector – see Figure 5.1.2.1 (a) opposite. M1 is the value of the input signal multiplied by the gain of the RMS detector.

$$M1 = K \times V_{ACV(RMS)} \dots\dots\dots(1)$$

While measurement M1 is being made, the output of the RMS detector is captured and stored by the sample and hold circuit. This stored voltage is subsequently used to define the amplitude of a known AC signal (quasi-sinewave), which is then used to accurately determine the Gain (K) of the RMS detector.

#### Measurement M2

The second measurement (M2) made by the A-D converter is a measurement of the sample and hold circuit's DC output. – see Figure 5.1.2.1 (b).

The output of the sample and hold circuit drives the quasi-sine generator, which produces a fully settled quasi-sinewave output of RMS value M2 ready for the third and final measurement (M3).

#### Measurement M3

M3 is a measurement by the A-D converter of the output of the RMS detector with the quasi-sinewave applied to the detector's input – see Figure 5.1.2.1(c). The gain of the RMS detector is therefore given by the equation:

$$K = M3/M2 \dots\dots\dots(2)$$

Substituting equation (2) in equation (1) gives:


$$M1 = (M3/M2) \times V_{ACV(RMS)}$$

and therefore:


$$V_{ACV(RMS)} = (M1 \times M2) / M3$$

This equation is evaluated by the 4920M's microprocessor to determine the true RMS value of the ACV input signal from the three A-D converter measurements.


(a)



(b)



(c)



**FIG.5.1.2.1 HIGH ACCURACY AC MEASUREMENT CYCLE**  
 (Circuit Diagram DC400937 Sheet 2; Section 11 Page 11.6-3)

5.1.2.2 Wideband AC (WBV) Input

The WBV input measures AC voltages of between 1V and 3.5V over a frequency range of 10Hz to 20MHz, and voltages of between 100mV and 1V over a frequency range of 10Hz to 500kHz.

To achieve the 20MHz bandwidth required for the 3V range it employs a thermal voltage converter, coupled with an AC/AC transfer technique. By this means it compensates, at every reading, for time and temperature drift in the thermal converter's transfer characteristic.

For 100mV to 1V measurements over the 500kHz bandwidth, the 4920M switches the WBV input into the electronic RMS detector and uses the measurement technique described in section 5.1.2.1.

Measurements using the thermal voltage converter use an AC/AC transfer technique similar to that used for ACV input measurements. But for WBV inputs, a D-A converter is employed instead of the sample and hold circuit, allowing the 4920M's microprocessor to be included in the transfer loop.

The microprocessor is used to correct for linearity errors in the thermal converter's transfer characteristic. This is carried out before establishing the amplitude of the AC reference signal (generated during an AC/AC transfer) which accurately determines the thermal converter's transfer gain.

Four-Measurement Transfer

Each WBV measurement cycle requires the microprocessor to make four separate measurements using the instrument's A-D converter.

Measurement M1

During the first measurement (M1), the WBV input is applied to the thermal voltage converter, and the A-D converter measures the converter's DC thermocouple output – see Figure 5.1.2.2 (a). M1 is the value of the input signal multiplied by the AC/DC transfer gain of the thermal voltage converter.

$$M1 = G \times V_{WBV(RMS)} \dots\dots\dots (1)$$

Using the predetermined transfer characteristic of the thermal voltage converter (determined during a special calibration operation), the microprocessor calculates the RMS value of the WBV input (M1') to an accuracy of around 1%. It then uses the instrument's 12-bit D-A converter and a precision voltage inverter to generate positive and negative DC voltages with an amplitude of M1'.

Measurements M21 and M22

After allowing the D-A converter to settle, the 4920M's A-D converter makes very accurate measurements of these positive and negative DC levels (M21 and M22 respectively) — see Figure 5.1.2.2 (b) and (c). A precision chopping circuit is then used to determine an AC reference signal (squarewave) of amplitude  $\sqrt{\{ (M21^2 + M22^2) / 2 \}}$  called DC\_CHOP.

Measurement M3

The fourth measurement (M3) is a measurement of the DC output of the thermal voltage converter's thermocouple with the AC reference signal (squarewave) applied to its input – see Figure 5.1.2.2.(d). The transfer gain of the thermal voltage converter at an input amplitude very close to the value of the WBV input is therefore given by the equation:

$$G = M3 / DC\_CHOP \dots\dots\dots (2)$$

Substituting equation (2) in equation (1) gives:

$$M1 = [ M3 / DC\_CHOP ] \times V_{WBV(RMS)}$$

and therefore:

$$V_{WBV(RMS)} = M1 \times DC\_CHOP \times M3$$

This equation is evaluated by the 4920M's microprocessor to determine the true RMS value of the WBV input signal from the four A-D measurements. In practice, to reduce noise and achieve highest possible accuracy, each of the four measurements is in itself the average of of four separate A-D conversions.




FIG.5.1.2.2 (a) WIDEBAND AC MEASUREMENT CYCLE  
(Circuit Diagram DC400939 Sheets 1 & 2; Section 11 Pages 11.7-2/3)




FIG.5.1.2.2 (b), (c), & (d) WIDEBAND AC MEASUREMENT CYCLE  
(Circuit Diagram DC400939 Sheets 1 & 2; Section 11 Pages 11.7-2/3)

5.1.2.3 Analog to Digital Converter

The 4920M's multi-slope, multi-ramp A-D converter is a third-generation development of the basic dual-slope integrator and null detector converter. It has better than 0.2ppm linearity and high speed due to simultaneous application of the input signal voltage and reference voltage to the integrator. In addition, it uses a fixed 200msec conversion period to provide rejection of both 50Hz and 60Hz line supply generated noise.

5.1.2.4 Internal References

The reference voltages and currents for the A-D converter are derived from a specially conditioned and selected DC Reference Module which utilizes a temperature stabilized zener diode as its reference element.

5.1.2.5 Internal Serial Interface


The Internal Serial Interface is a data transfer system which allows the 4920M's analog circuitry, A-D converter and D-A converter to be controlled by passing control words through a single opto-isolator. It also provides a mechanism whereby the digital output of the A-D converter together with status bits from the analog circuits can be transferred back to the microprocessor via a single opto-isolator. Opto-isolation between the analog and digital control circuitry within the 4920M is necessary to prevent ground current noise being injected into the analog circuits, where it could otherwise affect the instrument's measurement accuracy.

On the analog side of the opto-isolation, the control word is clocked serially through a set of shift registers on the A-D and ACV converter PCBs until each bit is situated in the shift register location appropriate to its control function. At this time, the bits are clocked to the outputs of the registers where they control the instrument's analog state.

Some of the shift registers on the ACV and A-D converter PCBs are programmed to act as serial transmitters. The data bits presented at the inputs to these registers are clocked into the serial stream, and returned through a single opto-isolator to the digital control sections of the 4920M.

5.1.2.6 Digital Circuitry

All control, keyboard, display and communication processing is performed by a MC68000 microprocessor. The 68000's firmware occupies 256kbytes of EPROM, while 64kbytes of RAM is provided for workspace, processor stacks etc. A further 8kbytes of battery-backed RAM provides non-volatile memory for the 4920M's autocal calibration constants.



## 5.2 PCB Descriptions

### 5.2.1 High Accuracy AC Pre-amp PCB

(Circuit Diagram DC400938 Sheet 1; Page 11.5-1)

#### 5.2.1.1 Simplified Circuit Diagram

This is given as Fig. 5.2.1.1 on the page opposite.

#### 5.2.1.2 Input Switching and Attenuators

The ACV input is switched to the High Accuracy AC pre-amp by relay K1 which isolates the ACV Hi terminal (center contact of the front-panel ACV coaxial connector) whenever the ACV function is deselected.

**Note:** When the ACV function is deselected, the ACV Lo terminal (outer contact of the ACV front-panel coaxial connector) remains connected to instrument ground.

When the ACV function is selected, K110-14/13-9/8-4 and K17-3 switch the ACV Hi and Lo terminals respectively to the ACV attenuator network. The ACV attenuator network is made up from hermetically sealed, high stability bulk metal foil resistors.

In order to maintain a flat frequency response for the attenuators it is necessary to eliminate the effect of stray capacitance between their internal resistance elements and their metallic encapsulations.

This is accomplished by making up each attenuator from a number of separate resistors (for example, R1 to R5 and R10 to R14), and driving their metallic encapsulations from a capacitive divider so that the instantaneous voltage on an individual resistor's encapsulation is approximately the same as the mean voltage on its resistance element. Because both ends of the stray capacitance experience approximately similar in-phase voltage excursions, the effect of the stray capacitance on the attenuator's frequency response is largely eliminated.

To obtain the required input ranges, the ACV attenuator network is switched as shown in Figure 5.2.1.1. The 10V and 100V attenuators produce a nominal 1V full range output and the 1000V attenuator produces a nominal 1.3V full range output, which is subsequently scaled when the microprocessor processes the output of the A-D converter.

The 4920M's 3V, 30V and 300V ranges use the 10V, 100V and 1000V attenuators respectively, producing respective nominal full range outputs of 0.3V, 0.3V and 0.43V. In the 1V and 300mV ranges, the ACV input is switched directly to the AC pre-amp via relays K1, K2, K5, and K6, and protection resistors R7 and R9.

#### 5.2.1.3 Pre-amp Scaling

The AC pre-amp comprises operational amplifier U1 and feedback attenuator R16/R17. Relay K10 allows the pre-amp to be switched to unity gain for the 4920M's 1V, 10V, 100V and 1000V ranges, or to a gain of 3 for the instrument's 300mV, 3V, 30V and 300V ranges. U1 therefore produces an output of around 1V full range for all ranges up to the 100V range, and an output of 1.3V for the 300V and 1000V ranges.

#### 5.2.1.4 Ground Current Compensation

Whenever the ACV function is selected, relay K101 on the High Accuracy AC PCB (Circuit Diagram DC400937 Sheet 1; Page 11.6-2) switches the output of the AC pre-amp to the input of U101 on the High Accuracy AC PCB. Operating as a unity gain inverting amplifier, U101 generates an output which is in anti-phase to that of the AC pre-amp.

This output is used to drive an anti-phase current into ground-4 (0V\_4) (via 3K $\Omega$  resistor R105) which is equal in amplitude to the current injected by the AC pre-amp's 3k $\Omega$  gain defining network R16/R17. As a result, any AC errors due to current flow in ground-4 are eliminated.

#### 5.2.1.5 Bootstrap Amplifier

To ensure a flat frequency response in U1, its effective input capacitance must be kept extremely low — to around 0.5pf or less. This is achieved by choosing an operational amplifier for U1 with low input capacitance and by providing it with positive and negative 'bootstrap' supplies which track its AC input signal. Because both ends of the op-amp's input capacitance therefore experience the same voltage excursions, the effective input capacitance of U1 is greatly reduced.

The bootstrap supplies are generated by the bootstrap amplifier built around Q1 to Q10. Q3, Q7, and Q4 form a very high speed, low input capacitance voltage follower which produces a low impedance bootstrap output (BS) that closely follows U1's input voltage. Zener diode D7 and emitter follower Q2 produce a low impedance positive bootstrap output (BS\_HI) which tracks approximately 6.2V above BS, and zener diode D8 and Q10 produce a low impedance negative bootstrap output (BS\_LO) which tracks approximately 6.2V below BS.

The collector-base junctions of Q11 and Q12 provide low-capacitance protection diodes which clamp U1's input to approximately +8V or -8V with respect to analog ground (via Q12/D8/D10 or Q11/D7/D9 respectively) during severe input overload conditions.

The BS supply is also used to reduce the effective stray capacitance in reed relays K4, K6, K8 and K9, and the effective input capacitance of matched dual J-FET Q3.

### 5.2.2 High Accuracy AC PCB

(Circuit Diagram DC400937 Sheets 1 to 6; Pages 11.6-1...7)

#### 5.2.2.1 Simplified Circuit Diagram




FIG.5.2.2.1 HIGH ACCURACY AC PCB - SIMPLIFIED CIRCUIT DIAGRAM

#### 5.2.2.2 RMS Detector

The High Accuracy AC RMS detector is an electronic analog computer which computes the true RMS value of its input signal. The essential elements of the RMS detector are a Gilbert multiplier, a mean sensing filter, and a feedback loop which controls the multiplier's bias currents.

These elements are illustrated in Figure 5.2.2.1.

The output of the AC preamp is fed to both the X and Y inputs of the Gilbert multiplier so that it produces an output voltage which is given by the equation:

$$V_{out} = K_m \times V_{in}^2 / I_{bias} \quad \text{where } K_m \text{ is a constant ..... (A)}$$

The filter then produces a DC output which is equal to the mean value of the multiplier output.

i.e.

$$V'_{out} = \overline{V_{out}} = \frac{K_m \times \overline{V_{in}^2}}{I_{bias}}$$

$$= K_m \times \frac{\overline{V_{in}^2}}{I_{bias}} \quad (\text{since } I_{bias} \text{ is a DC current}) \quad (1)$$

The feedback loop then generates a multiplier bias current ( $I_{bias}$ ) such that :

$$I_{bias} = K_f \times V'_{out} \quad (2)$$

Substituting equation (2) in equation (1) gives:

$$V'_{out}{}^2 = K \times \overline{V_{in}^2} \quad \text{where } K = K_m / K_f$$

and hence

$$V'_{out} = \sqrt{K} \times \sqrt{\overline{V_{in}^2}} = K' \times (\text{the true RMS value of the input signal})$$

$K'$  is determined during each ACV measurement cycle by applying an AC reference voltage to the input of the RMS detector and measuring its output voltage. In addition, the amplitude of the AC reference is arranged to be very close to the output of the AC preamp so that the effect of linearity errors in the RMS detector is eliminated.

A simplified circuit diagram of the Gilbert multiplier is shown in Figure 5.2.2.2 (Overleaf).




FIG.5.2.2.2 GILBERT MULTIPLIER - SIMPLIFIED CIRCUIT DIAGRAM

### General Appreciation

The simplified circuit diagram of the Gilbert multiplier, shown in Figure 5.2.2.2, illustrates all the voltages and currents necessary to analyse the circuit's operation. A full analysis of this version of the circuit shows clearly that the differential output current, and the differential voltage  $V_{out}$  (developed across the two elements of  $R412$  used as collector loads for  $Q412$ ) are both proportional to the square of the input voltage.

The full analysis is omitted here, not only because of its length, but also because the calculations do not give an intuitive 'feel' to the way the circuit works.

The effects can be modelled as the mathematical action of multiplying numbers by adding their logarithms. Two separate

routes are followed, each taking the logarithm of the input, then summing as they combine into the base-emitter voltages of the four transistors of  $Q412$ . Obtaining the result, by taking the antilog, corresponds to the action of the exponential transconductance of  $I_c/V_{be}$  in the same transistors.

The multiplier becomes a squarer because the two inputs to be multiplied are equal. The multiplying action of the circuit relies on the exponential transconductance between a transistor's base-emitter voltage and its emitter-collector current.

$I_c$  is proportional to  $\exp(V_{be})$   
 so  $V_{be}$  is proportional to  $\ln(I_c)$

Take the differential input voltage as  $V \cdot \cos \omega t$ . The difference between the currents  $I_1$  and  $I_2$  is linearly proportional to the differential input voltage (due to equal-value resistors R422 and R423).

$$I_1 - I_2 \propto V \cdot \cos \omega t$$

The currents are drawn from the supply through Q405 (which is connected as two matched diodes) but because of their exponential transconductance, Q405 base-emitter voltages increase logarithmically with increase of emitter current. Therefore the differential voltage applied to Q412 bases, due to Q405 emitter currents, is logarithmic.

$$(V_{Q405-3} - V_{Q405-12}) \propto \text{Ln}(V \cdot \cos \omega t)$$

The difference between the currents  $I_3$  and  $I_4$  is also linearly proportional to  $V \cdot \cos \omega t$  (again due to equal-value resistors R426 and R428). But now each current is divided between the emitters of the two transistors used as drain load. The cross-connections of their collectors ensure that a differential balance is maintained: each of the four collector currents responds to its individual transistor's total  $V_{be}$ , while  $I_3$  and  $I_4$  remain linear.

There are now two effects operating on each of the transistors of Q412 in summation: the logarithmic voltage applied to the base, and the linear emitter current which also introduces a logarithmic base-emitter voltage.

Because of the exponential transconductance and the differential balance, each individual transistor's collector current will be the result of taking the antilogarithm of the two summated log voltages (i.e. is proportional to the product of the two original voltages).

By cross-coupling the collectors of Q412, other constant terms are suppressed. The net current in one R412 collector load resistor varies in proportion to:

$$\exp[2 \times \text{Ln}(V \cdot \cos \omega t)] = \exp[\text{Ln}(V \cdot \cos \omega t)^2] = (V \cdot \cos \omega t)^2$$

and in the other:

$$-\exp[2 \times \text{Ln}(V \cdot \cos \omega t)] = -\exp[\text{Ln}(V \cdot \cos \omega t)^2] = -(V \cdot \cos \omega t)^2$$

As a result, the differential voltage  $V_{out}$  is also proportional to  $(V \cdot \cos \omega t)^2$ , and the circuit has performed an analog squaring of the input voltage, together with a linear scaling. This scaling effect is controlled by the gain of the external circuit, coupled with bias feedback. The whole transfer function is given by the equation (A) of para 5.2.2.2 (page 5-8):

$$V_{out} = K_m \times V_{in}^2 / I_{bias}$$

Variation of the differential temperatures in the base/emitter junctions of the log/antilog transistors has an effect on the gain factor  $K_m$ . This variation is minimized by the use of matched transistors in the same thermal environment (Q405 and Q412).

### Circuit Detail

Referring to *Circuit Diagram DC400937 sheet 4, page 11.6-5*, transistors Q4055-6-7 and Q40510-9-8 are included to buffer the signals applied to the transistors in Q412 from the capacitance at the emitters of transistor pair Q40512-13-14/Q4053-2-1, and cascode transistors Q4103-2-1/Q4105-6-7 and Q41615-16-1/Q41611-10-9/Q417 are required to achieve the very high output impedance required in the output and bias current sources respectively. Transistors Q401/Q402 and Q403/Q404, together with zener diodes D401 and D402, provide bootstrap supplies for U402 and U403 so that these amplifiers reject the common mode voltages which appear at their inputs.

As explained earlier in this section, feedback is applied via the BIAS signal in order to make the circuit RMS sensing.

Because U407 and Q4168-6-7 maintain U4073 as a virtual ground point, a current defined by  $V_{BIAS}/R_{432}$  flows in the collector of Q4168-6-7. The same current flows in current mirrors Q4164-3-2 and Q41612-13-14 (which thermally track and are matched to Q4168-6-7 by virtue of being monolithically integrated into the same package) to provide appropriate bias currents the multiplier.

U4045-6-7 and U4043-2-1 convert the differential voltage developed across the Gilbert multiplier's load resistors into a single ended current which flows in the output RMS\_OUT. The transconductance gain of this circuit is given by  $-1/R_{413}$ .

U2033-2-1 then converts the RMS\_OUT current into a single ended voltage in order to drive the mean sensing filter built around U2035-6-7. This filter is 3-pole shunt filter which introduces no DC error into the signal path between U2031 and U2043.

The overall transfer gain between the inputs to the RMS detector and U2043 is arranged to be approximately unity — i.e. a given RMS signal amplitude at the input to the RMS detector produces approximately the same value DC voltage at U2043.

Op-amp U2043-2-6 then amplifies this DC voltage by a factor of 2.8, as defined by resistors R215 and R216. This gain is necessary because during the second and third A-D conversions in an ACV input measurement cycle the output voltage of U2043-2-6 is held on capacitor C203 where it defines the peak-to-peak amplitude of the quasi-sinewave that is used in the accurate determination of the RMS detector gain.

U2043-2-6 must therefore multiply the DC signal at its input by the ratio between the peak-to-peak and RMS values of a sinewave: i.e.  $2 \times 1.414 : 1$ , or approximately 2.8 to 1. (The quasi-sinewave is deliberately synthesized so that its RMS: peak ratio is the same as that for a sinewave.) By accurately determining the RMS detector gain using a quasi-sinewave of approximately the same RMS amplitude as the input signal, the effects of linearity error in the RMS detector are eliminated.


### 5.2.2.3 Sample-Hold and Quasi-Sine Generator

During the first of the three A-D conversions required to accomplish an ACV input measurement (see section 5.1.2.1), CMOS switch U2013-2/11-10 applies the output of the AC pre-amp to the input of the RMS detector, and U2052-3 applies the output of the RMS detector to the A-D converter. During this period J-FET Q207 is on, allowing C203 to sample the output voltage of the RMS detector.

At the end of this first conversion, Q207 turns off so that the RMS detector output voltage is held on C203. U206/Q208 buffer the voltage on C203 to provide a low impedance voltage source which defines the amplitude of the AC reference signal during the second and third A-D conversions in the ACV measurement cycle.

During the second measurement cycle, U20515-14 routes the sample/hold output voltage to the A-D converter so that it can be accurately measured. This measurement eliminates any DC errors in the sample/hold circuit when determining the gain ( $K'$ ) of the RMS detector.

The output of the sample/hold circuit drives the input to the quasi-sine wave generator. The resistive divider R304 to R309 produces voltage levels which are 8.461%, 34.930%, 65.070% and 91.538% of  $V_O$ . Together with  $V_O$  and analog ground, these voltages provide all the levels required to generate the quasi-sine wave shown in Figure 5.2.2.3.



CMOS switches U30215-14/10-11/7-6 and U30315-14/10-11/7-6, controlled by decade counter U304, select the voltage levels in the appropriate order so that the quasi-sine wave is synthesized at the input to buffer amplifier U3013-2-1. OR-gate U305 encodes the output of the decade divider because each output level from resistive divider R304 to R309 is required twice in each cycle of the quasi-sine wave, and hex latch U306, which is clocked on the opposite clock edge to decade counter U304, de-glitches the U304/U305 outputs.

The decade counter is clocked by clock signal QS\_CLK at 3.906kHz, giving the output of the quasi-sine wave a fundamental frequency of 390.6Hz.

The voltage levels used to synthesize the quasi-sine wave are chosen such that higher order components (for example,  $\sin^3$  or  $\sin^4$  components), which are generated due to imperfections in the RMS detector's square law, have the same amplitude for both the quasi-sine wave and the ACV sine wave input. The positive DC offset in the quasi-sine wave ( $0.5 \times V_O$ ) is removed by C301/R301 to produce an output from the quasi-sine wave generator (QS\_HI) which is symmetrical with respect to analog ground.


During the first A-D conversion of the ACV measurement cycle (when the output of the AC pre-amp is applied to the RMS detector) or when the ACV function is deselected, the quasi-sine wave generator is disabled via signals A\_H and A\_L. During this period, A\_H holds the decade counter U304 in its reset condition via its CT=0 input, and A\_L holds all of U306's latches in reset via U306's R input, forcing all the CMOS switches which are used to generate the quasi-sine wave into the off condition. At the same time, A\_H switches CMOS switch U3032-3 on so that capacitor C301 charges to 50% of  $V_O$  via unity gain buffer U3013-2-1. This ensures a clean start to the quasi-sine wave when the quasi-sine wave generator is re-enabled.

U3015-6-7 is used to inject DC and AC currents into ground-6 (0V\_6) which are of equal amplitude but opposite polarity/phase to those flowing in resistive divider R304 to R309, and resistor R301. This eliminates ground current noise in ground-6 due to these currents.

### 5.2.2.4 Overload Detection

Analog detection of input overloads is performed by tap R6 at the bottom end of the 1000V/300V input attenuator on the AC Preamp PCB (*Circuit Diagram DC400938 Sheet 1; Page 11.5-1*). R6 develops a voltage of approximately 1.9V RMS for an ACV input overload of 1100V RMS. This signal (OL\_SIG) is fed to op-amp U1025-6-7 on the High Accuracy AC PCB which is configured as a precision rectifier. The rectified signal appearing at the junction of R108/R111 is filtered by the mean sensing active filter based around U1023-2-1 to produce a DC overload signal OL\_LEV.


Transitions from normal to overload conditions are detected by feeding the OL\_LEV signal to the Schmitt trigger threshold detector based around op-amp U6059-10-7. The output of this detector (OL\_L) is low during overload conditions and is used to force various conditions in the 4920M's High Accuracy AC analog circuitry. It is level shifted by U5043-2-1 and used to force an overload condition (via diode D201) at the output of the RMS detector in order to force the A-D converter into an overload condition. Via NAND-gates U5031-2-3 and U5034-5-6 and level shifters U5055-6-7 and U50510-9-8 it also forces the attenuator switching relays on the AC Pre-amp PCB into the 1000V range condition.



### 5.2.2.5 Frequency Detection

The output of the AC pre-amp (or the output of the WBV 1V range buffer in WBV mode) is fed to the input of high-gain differential amplifier Q101/Q102 via C105. Schmitt trigger U6054-5-12 detects the zero crossings of the AC output from this differential amplifier, providing a squarewave input for the FSIG input of frequency counter IC U606. U606 is gated by the output of timer U603 which is triggered each time an A-D conversion is initiated. U603 can produce gate periods of 32 msec if Q603 is off, or 700 msec if Q603 is on. Q603 is turned on and off by the 4920M's microprocessor via a control bit in the timer counter IC which drives the GCNTR output. In the 4920M, the 700msec gate period is permanently selected.

The precise gate period is not critical because the counter IC U606 contains two separate counters — one of which counts FSIG cycles while the other counts cycles of the 4MHz reference clock (FREF), generated by crystal oscillator Y601. At the end of the gate period the counter IC automatically divides the number of FREF cycles by the number of FSIG cycles and makes the result available for transmission to the 4920M's microprocessor via the internal serial interface bus. Because FREF is known to be 4MHz, the microprocessor can calculate FSIG from the division ratio.





### 5.2.3.3 Digital to Analog Converter

Based on this initial estimate of the WBV input value (accurate to around 1%), the microprocessor generates a DC voltage of the same RMS value as the estimate by transferring a digital input to 12-bit multiplying D-A converter U201 on the A-DPCB assembly (*Circuit Diagram DC400936 Sheet 2; Page 11.4-2*). The voltage reference for the D-A converter is produced by zener diodes D202 to D204 which produce a reference voltage of 3.66V.

The current output from the D-A converter is converted to a voltage by U2013-2-1 and this voltage is then inverted by voltage inverter U2015-6-7. U2013-2-1 and U2015-6-7 therefore produce highly stable positive and negative DC voltages respectively, close to that of the RMS value of the WBV input signal.

### 5.2.3.4 DC Chopper

As part of the second and third A-D conversions of a complete WBV measurement cycle, CMOS switches U2043-2 and U2046-7 are turned on during alternate half-cycles of the 70Hz squarewave generated by astable multivibrator U207. Thus a 70Hz squarewave signal is produced (DC\_CHOP), which has an RMS value equal to  $\sqrt{(M21^2 + M22^2)/2}$ , where M21 and M22 are the two opposite-polarity results of measurement M2. The DC\_CHOP signal is buffered by voltage follower U1023-2-6.

During the second, third and fourth conversions of a WBV measurement cycle the buffered signal is applied to the thermal voltage converter by turning Q108 on (during the second and third conversions for settling only). At the same time Q111 and Q112 are turned off so that the WBV input is disconnected from the thermal voltage converter, and Q105 and Q106 are turned on, replacing the thermal voltage converter by R137 in parallel with factory selected value R136, so that the input impedance at the WBV input remains unchanged at 50Ω.

Q107 is included so that the on resistance of Q108 is in the feedback loop of U102 and therefore does not attenuate the buffered DC\_CHOP signal. It also isolates U102 from the WBV input while the WBV input is applied to the thermal voltage converter. J-FETS Q109 and Q110 (which have on resistances matched to Q111 and Q112 respectively) and R123 (which is equal in value to R103 + R104) are included so that the buffered DC\_CHOP signal sees exactly the same thermal voltage converter load that is experienced by the WBV input signal.

### 5.2.3.5 Frequency Pre-scaler

Because the WBV 3V range will accept input frequencies as high as 20MHz, frequency pre-scaling is required before the input frequency can be measured.

Q103/Q104 are connected to form a high-gain high-speed amplifier which squares up the signal derived from voltage divider R105/R111/R135. The output from this amplifier drives the clock input (pin 11) of ripple counter U101, while R116 provides sufficient hysteresis at this input to prevent false clocking of the counter.

## 5.2.4 Analog-to-Digital Conversion

### 5.2.4.1 Functional Diagram




FIG. 5.2.4.1 A-D CONVERTER - SIMPLIFIED SCHEMATIC

### 5.2.4.2 Introduction

The instrument converts conditioned analog signals to a digital form using a multi-ramp, multi-slope, integrating A-D. This provides:

- High linearity** - < 0.2ppm without adjustment
- Low Noise** - < 0.05ppm of full scale
- High Speed** - signal and reference are applied simultaneously, greatly reducing the conversion time

A digital autozero system avoids the need for the more common sample-and-hold type of autozero circuit.

Multislope operation permits the integration capacitor value to be smaller than normally required for a more conventional circuit, greatly reducing problems due to dielectric absorption.

The control logic determines the parameters of the conversion, by counts and timings which are selected by the 4920M's microprocessor and transferred via the internal serial interface in four bytes of data. Timing, counting and control are executed by a custom A-D converter control ASIC (Application-Specific Integrated Circuit).

The digital result of a measurement is transferred back to the processor via the internal serial data interface.

Reference switching errors are reduced to constant values, the sum of which is subtracted from the reading by the microprocessor.

**Note:**

Pages 5-17 to 5-20 contain illustrations of the A-D conversion cycles used in the 4920M. Because of the wide range of signal amplitudes involved, the waveforms given in the figures are not to scale - some exaggeration being required to show the changes. The control signal waveforms are intended to illustrate sequencing only - polarities and amplitudes in the figures are therefore not to be regarded as accurate.

### 5.2.4.3 Reset

'Reset' mode replaces the more conventional analog 'Autozero'. It is imposed by the A-D converter control ASIC except when a conversion is in progress. The four phases of reset activate the converter to ramp through small excursions about zero, eliminating zero drift and holding the converter in a quiescent state. The ramps and timings are shown in Fig. 5.2.4.2.




FIG. 5.2.4.2 A-D CONVERTER - RESET CYCLE

#### The Reset Cycle

There are four phases in the reset cycle, as illustrated in Fig. 5.2.4.2:

- ø1. Zero is applied to both Signal and Reference inputs. This time is set by the A-D converter control ASIC, and the slope is determined by the integrator drift (shown much exaggerated in the diagram).
- ø2. Zero is applied to the Signal input, and  $-Ref/256$  to the Reference input. The integrator ramps up and crosses zero. The Null Detector has a fixed delay, and for a further fixed period after this, the A-D converter control ASIC continues to apply  $-Ref/256$ . These three times constitute the time of phase 2.
- ø3. Zero is applied to both Sig and Ref inputs as in phase 1 for a very short period, to guard against any overlap in switching. The integrator drifts during this time.
- ø4. Zero is applied to the Signal input, and  $+Ref/256$  to the Reference input. The integrator ramps down and crosses zero. The Null Detector has the same delay, and again the A-D converter control ASIC continues to apply the  $+Ref/256$  for a further fixed period. These three times constitute the time of phase 4.

The cycle is repeated, maintaining the integrator output near zero (within approx.  $25\mu V$ ). The overshoot in phases 2 and 4 is deliberately introduced to ensure a clean transition through zero. As can be seen from the diagram, the integrator output always reaches the same value at the end of Phase 4, due to the two fixed ramps, even though drift may occur in phase 1.

Because of its low amplitude and short timings, this reset waveform is difficult to view accurately.

#### End of Reset

The A-D continues in Reset mode until instructed to start a reading conversion. A separate control line (CI1-R), with its own opto-coupler (U6033-6), initiates the conversion.

#### 5.2.4.4 Conversion Initiation

##### Triggering

The 4920M can start a measurement cycle as a result of an external trigger, a manual trigger (front-panel SAMPLE keyswitch) sample, a trigger received over the IEEE 488 interface, or a trigger generated by the instrument's own internal free-running trigger source. The number of A-D conversion cycles required in a measurement cycle depends on the function selected - for example, the ACV or WBV function .

##### 'Conversion Initiate' Signal

For each A-D conversion required, the **Conversion Initiate** signal (CI1-R) is set high to start a conversion on its rising edge. As a result, the A-D executes a Reset cycle, ensuring that the conversion starts from a known integrator output value. The cycle is terminated by the A-D converter control ASIC SIG lines being activated to apply the conditioned signal to the integrator input. The result of CI1-R is shown in Fig. 5.2.4.3 for a negative signal input.




FIG. 5.2.4.3 A-D CONVERTER - EFFECT OF 'CONVERSION INITIATE' SIGNAL

### 5.2.4.5 Multiple-Ramp Conversion

#### Sequence of Phases

The integrator output and control signals for the 200msec period, multiple-ramp conversion utilized in the 4920M are illustrated in Fig. 5.2.4.4.

- ø1 to ø5 These are the Reset phases described in sections 5.2.4.3 and 5.2.4.4.
- ø6. The conditioned input signal (always positive) is applied to the Sig input, with zero on the Ref input. The integrator ramps down for a fixed period.
- ø7. The input signal is applied to the Sig input, with +Ref on the Ref input. This 'bias' is applied for a fixed period causing the integrator to ramp further away from null.
- ø8 and ø9: Zero is applied to both Sig and Ref inputs to ensure that two references are not applied together.
- ø10. Zero is applied to Sig input and -Ref to the Ref input. The integrator ramps up and eventually crosses the null detector threshold. The Null Detector has a standard fixed delay, during which the A-D converter control ASIC continues to apply -Ref. The integrator therefore overshoots.
- ø11. Zero is applied to Sig and Ref inputs for a fixed period. Note that the conditions of phase 11 are applied three times.
- ø12. Zero is applied to the Sig input and +Ref/16 to the Ref input. The integrator ramps down and crosses the null point. The Null Detector again has a fixed delay and the A-D converter control ASIC therefore continues to apply the +Ref/16 for a further fixed period, causing the integrator to overshoot.
- ø13. Zero is applied to Sig input and -Ref/16 to the Ref input. The integrator ramps up and overshoots the null, once again determined by the Null Detector and ASIC delays.
- ø14. Zero is applied to Sig input and +Ref/256 to the Ref input. The integrator ramps down very slowly and crosses the null. The integrator overshoots null, once again controlled by the Null Detector and ASIC delays.

- ø15 The positive input signal is reapplied to the Sig Input .
- ø16 Sig and Ref are applied. The polarity of the chosen reference is such as to ramp back towards null. The ramp overshoots null due to null detector and ASIC delays.
- ø17 Sig only is applied. No 'wait' time is required between ø16 and ø17, as the reference is not applied in ø17, and so there is no possibility of shorting two references together. The slope of the ramp is the same as in ø6.

The cycle of phases 17, 7, 15 and 16 continues 128 times, each cycle taking 1.568ms to complete. The total conversion time is therefore 200msec.

Once again, the accumulated amount of the references applied is a measure of the input signal.

#### Integrator Output Waveshape

As the magnitude of the input changes, so does the shape of the integrator waveform.

At full scale the ramps are symmetrical and of equal height. As the signal is reduced, the ramps begin to lean over with the null point moving to the left. The first ramp is reduced to about half the size of subsequent ones, and they are not all the same size. This is normal behavior, and is not indicative of a fault.

#### Counting

The rules for counting the amount of reference applied are quite simple:

1. Counting occurs whenever a reference is applied.
2. The count is **up** for negative references; **down** for positive references.
3. If Ref is applied the count increments in units of 256.
4. If Ref/16 is applied the count increments in units of 16.
5. If Ref/256 is applied the count increments in units of 1.

This ensures that even with overshoot the correct result is obtained. A normal 32-bit up/down counter within the A-D




FIG. 5.2.4.4 MULTIPLE RAMP CONVERSION - POSITIVE INPUT

**5.2.5 Internal References***(Circuit Diagram DC400936 Sheet 4; Page 11.4-4)***5.2.5.1 Master Reference****Module Description**

The master reference used in the 4920M's A-D converter is derived from a specially conditioned voltage reference module, which contains a precision zener reference diode together with temperature control circuitry. By maintaining the zener diode and its associated components at a constant temperature, reference voltage drift caused by the zener diode's temperature coefficient is largely eliminated.

The reference module produces an output voltage which is stable to within  $\pm 3$ ppm per year, produces output noise of less than 0.1ppm, and has a temperature coefficient of less than 0.1ppm/ $^{\circ}$ C. This temperature coefficient is held over a very wide temperature span of 0 $^{\circ}$ C to 70 $^{\circ}$ C, and the references exhibit negligible temperature shock hysteresis.

**Master Reference Generation**

The HI and LO outputs of the 7.23V reference module (REF1) feed op-amps U4045-6-7 and U4043-2-1 respectively. Together with Q402 and Q403 these op-amps impress voltage REF1 across resistor network R4169-8/6-11/13-4/2-15 which make up a 15k $\Omega$  resistor. A current of 0.482 mA therefore flows in this 15k $\Omega$  resistor and in the source and drain of Q402 and Q403. Op-amps U4073-2-1 and U4075-6-7 operate as active current mirrors so that a current of the same value flows out of IREF\_POS and in to IREF\_NEG.

IREF\_POS and IREF\_NEG are injected directly into the virtual earth point (Q5053) of the integrator, where they inject a current equivalent to voltage REF1 operating into an input resistance of 15k $\Omega$ .

REF1 is also buffered, inverted, and attenuated by a factor of 4 in op-amp U4063-2-1 to produce VREF2\_NEG, which is then inverted by unity gain inverting amplifier U4065-6-7 to produce VREF2\_POS. VREF2\_NEG and VREF2\_POS are then attenuated by a factor of 16 by R433/R434 and R435/R436 respectively, to produce VREF3\_NEG and VREF3\_POS.

Because reference voltages VREF2\_POS/\_NEG and VREF3\_POS/\_NEG operate into an input resistance of 60k $\Omega$  (R41610-7/5-12/14-3/1-16) they only have on quarter the weighting of IREF\_POS and IREF\_NEG.

Hence at the virtual earth point of the integrator:-

Hence:-

$$\text{IREF\_POS} = + \text{REF1}/15.10^{-3}$$

$$\text{IREF\_NEG} = - \text{REF1}/15.10^{-3}$$

$$\text{VREF2\_POS} = + \text{REF1}/4$$

$$\text{VREF2\_NEG} = - \text{REF1}/4$$

$$\text{VREF3\_POS} = + \text{REF1}/64$$

$$\text{VREF3\_NEG} = - \text{REF1}/64$$

$$\text{IREF\_POS} \equiv + \text{REF1}$$

$$\text{IREF\_NEG} \equiv - \text{REF1}$$

$$\text{VREF2\_POS} \equiv + \text{REF1}/16$$

$$\text{VREF2\_NEG} \equiv - \text{REF1}/16$$

$$\text{VREF3\_POS} \equiv + \text{REF1}/256$$

$$\text{VREF3\_NEG} \equiv - \text{REF1}/256$$

**5.2.5.1 Secondary Reference**

The 4920M contains a 6.95V secondary reference, U402, which is used during the instrument's self-test routines to check the A-D converter's performance.

5.2.6 Digital PCB

(Circuit Diagram DC400933 Sheets 1 to 6; Pages 11.3-1 to 11.3-7)

5.2.6.1 Functional Block Diagram

Fig. 5.2.6.1 shows the main groups of functional circuits on the Digital PCB.




FIG. 5.2.6.1 DIGITAL PCB - BLOCK DIAGRAM

### 5.2.6.2 Processing, Memory and Organization

#### Clocks

All synchronizing clocks used on the Digital PCB are derived from 16MHz crystal oscillator Y101. Four clocks are required; produced by division in U101:

CLK8: 8MHz for the Processor and Digital ASIC.

CLK4: 4MHz for the IEEE 488 I/F Controller.

CLK1: 1MHz for the Digital ASIC.

CLK0.5: 500kHz for the Display Controller.

#### Processor

The instrument is internally controlled by 68000-series microprocessor U102. It translates all information, from the front panel keys and IEEE 488 interface, into control signals which determine the instrument's operation.

#### Data Transfers

Normal data transfers are processed via all address lines A1-A23 (Address Bus) and all data lines D0-D15 (Data Bus), using the 68000's word and byte divisions and strobes. Other control signals in and out of the processor are grouped in the circuit diagrams as a 'Control Bus', but this is merely for clarity — the lines are in practice distributed on the PCB.

Different devices need different access times, and the processor requires read/write cycles to be terminated by handshaking signals in order to achieve maximum operating speed. The instrument accommodates three different access times:

- |        |   |
|--------|---|
| 250ns: | Normal RAM, EPROM, ASIC<br>and Interrupt Acknowledge. |
| 500ns: | IEEE 488 Controller, NV RAM,<br>and Display.          |
| 1µs:   | Switch status buffers.                                |

#### Memory Assignment

EPROMs U103 and U104 hold 256kbytes of 16-bit program code and fixed data. U112 and U105 provide 64kbytes of 16-bit wide workspace RAM.

U106 is a low-power 8kbyte static RAM which is permanently powered — either by the +5V supply when the 4920M is powered from a line supply, or by 2/3 AA battery BT1 when the instrument is switched off. This 'non-volatile' memory contains calibration constants which are stored during instrument calibration, and subsequently used to correct readings during normal operation.

#### Memory Access

The EPROM chips are device-enabled by the Decoder PAL U110 from addresses A20-A23. U103 and U104 are chip-enabled together by A19, and addressed via lines A1-A17. Data bytes are read in parallel by simultaneous addressing; U103 outputs the 'upper' byte onto data bus lines D8-D15, and the 'lower' byte is read from U104 onto D0-D7.

The workspace RAM chips are selected by the Decoder PAL U110, and addressed via lines A1-A15. Data bytes are read in parallel by simultaneous addressing. For RAM data, U112 contains the 'upper' byte D8-D15 and U105 contains the 'lower' byte D0-D7. Device-enable and read-write are selected via the control bus.

The non-volatile RAM U106 is also selected by the Decoder PAL U110, and addressed via lines A1-A14. For non-volatile RAM data, U106 contains the 'lower' byte D0-D7. Device-enable and read-write are selected via the control bus, and write operations are inhibited unless calibration is enabled. The NV RAM is divided into three areas:

1. Primary Calibration Constants (External Calibration);
2. Special Calibration Constants (Factory Calibration);
3. User NV (Password, Bus Address etc.).

The Primary Calibration Constant and Special Calibration Constant areas are protected against unauthorised Write access by the rear panel Cal/Run switch. User NV, by necessity, is not switch protected.

#### Control Decoding

Three PALs: U107, U110 and U111, manipulate the various signals which are used to control instrument operation. Generally, U110 deals mainly with memory selection and calibration processes; the inputs to U111 are decoded to select devices other than memory. U107 operates mainly on handshake signals to and from devices which require longer access times.

#### Buffered Data Bus

The lower data bus byte D0-D7 is connected to the two-way buffer U201 to provide the Buffered Data Bus BD0-BD7. This is used to access several devices: Keyboard, Cal Mode Buffer, Digital ASIC, IEEE 488 Interface Controller and the I/O Port. U201 is enabled by EN\_BUF\_L, and its direction is controlled by signal BR\_HW\_L.

### 5.2.6.3 Digital ASIC

The Digital ASIC U203 is a support chip designed specially for use in Datron's digital multimeters. It interfaces via 16 read-write registers and an interrupt handler.

#### Functions

1. 68000 bus time-out for one or more wait state pairs (DTACK). Bus error generation on invalid address time-out (BERR).
2. 68000 reset power delay PFAIL to RESET.
3. Programmable timer — 1 to 256ms with end-of-period interrupt output.
4. Tick interrupt — 10ms or 100ms period.
5. Internal counter — free-running for internal triggers 0s to 10s: 10-bit with selectable prescaling (10 $\mu$ s; 100 $\mu$ s; 1ms and 10ms). Software triggers are used for delays greater than 10 seconds.
6. Delay counter — one-shot to delay the start of an A-D conversion by 0 to 10s after a trigger: 10-bit with selectable prescaling (10 $\mu$ s; 100 $\mu$ s; 1ms and 10ms). Software delays are used for intervals greater than 10 seconds.
7. Serial Interface - two-way communication between the 68000 and the Analog Sub-System.
8. Measurement time-out interrupt if the A-D converter locks up.
9. Write enable for non-volatile memory; and lockout circuit to detect illegal access.
10. Trigger conditioning:
  - GET from IEEE 488 interface or front panel SAMPLE key.
  - TRIG from rear panel BNC socket.
  - Internal interval counter.
11. 68000 interrupt handler - interrupts from serial interface, triggers and external pins (NMI; GPIA; ERR; FPINT; RTCINT).

### 5.2.6.4 Conversion Initiate (CI\_R)

#### Triggers

Firmware determines the way triggers are treated in the digital ASIC trigger conditioning circuit. Triggers may be disabled, cause an interrupt, or produce CI\_R depending on conditions. The maximum rate at which the analog sub-system can respond to CI\_R's is determined by the A-D converter and the need to collect measurement information via the serial interface between triggers. The four trigger sources are:

**Internal:** Interval Counter - Hardware or Software

**External:** TRIG\_F - rear Trigger BNC connector.

GET\_R - from the IEEE bus.

SAMPLE - from the Front Panel key

A timer in the digital ASIC produces CI\_R (20-40 CLK1 periods) after the various triggers.

Internal triggers are generated by the Interval Counter in the digital ASIC at a rate controlled over the data bus by the processor. Where the trigger period is less than 10 seconds a programmable free running counter produces 'direct' triggers at a rate set by the processor. For trigger intervals greater than 10 seconds, 'indirect' triggers are produced by software in response to RTX\_R.

External triggers are conditioned; the conditioned triggers causing either an 'immediate' or 'delayed' trigger or an interrupt, depending on the configuration set by the processor. In the case of an interrupt, the trigger is eventually produced from the interval counter via software.

If the interval between two external triggers is too short, the second is stored and acted upon at the earliest opportunity. If repetitive external triggers occur above the maximum rate allowed by the set configuration, triggering continues at the maximum possible rate.

In summary, triggering includes the following features:

1. Internal triggers - Interval counter:
  - Hardware: < 10 Seconds
  - Software: > 10 Seconds
2. External triggers - Software
3. Direct triggers come from hardware.
4. Indirect triggers come from software.
5. Delayed triggers pass through the Delay Counter (max 10s delay).
6. Immediate triggers by-pass the Delay Counter.

The rear Trigger input is a BNC connector on the rear panel.

### 5.2.6.5 Display Management

(Circuit Diagram DC400933 Sheet 3; Page 11.3-4)

Data to be displayed on the front panel is stored in workspace RAM. The processor employs 'Bus Arbitration' so that the Display Management System can gain access to this information.

#### Display Data Access

When Display Management requires data, it asserts BR\_L (Bus Request). In reply, the processor asserts BG\_L (Bus Grant) to indicate that control of the bus will be released at the end of the current processor cycle. The end of the cycle is signalled to each of the control PALs by AS\_L being cleared, which is decoded with BG\_L by U107 (System Control PAL) as ST\_BG\_L.

This signal causes the Display Management system to take control, which it acknowledges by asserting BGACK\_L (Bus Grant Acknowledge).

Display Management now has control of the bus. Signal DMA\_L (Direct Memory Access) enables the RAM, and data is extracted using the Address and Data buses. Control of the bus is returned to the processor when BGACK\_L is cleared.

#### Anode Data

DSHFT\_R clocks anode data into the display's 100-bit serial register (page 11.2-1) as seven 16-bit words via DDATA\_H. DLTCH\_H latches this pattern when the next pattern is shifted in. The display is scanned by walking a Logic-1 along the 20-bit grid register, one step for each 7-word set of anode data. The Logic-1 is clocked by DLTCH\_H.

#### DDATA\_H

U309 and U310 form a 16-bit serial-in/parallel-out register to provide the serial data stream DDATA\_H.

#### RAM Addressing

U304 is a +16 counter whose output DMA\_REQ\_H signals completion of each word to U305 and the Bus Arbitration System. U305 divides by seven and provides a word count for RAM addressing on WRDØ, WRD1 and WRD2.

The output from the +20 counter U306/U307 is a character (grid) count used for RAM addressing via octal buffer U303.

The divide-by-16 counter U304 is clocked by CLK0.5 through U3028, U3114 and U3084. At the count of 15 the carry out bit U30415 goes high setting DMA\_REQ\_H at U31212. On the next edge of CLK0.5, BR\_L is set at U3128 to request bus control. While BR\_L is set, the CLK0.5 input is disabled by U313/U302 and all counting and shifting is stopped.

The processor asserts BG\_L but ST\_BG\_H stays low until AS\_L is cleared. When AS\_L goes high at the end of the processor cycle, ST\_BG\_H goes high and U3136 is clocked low by CLK8 to assert BGACK\_L.

As well as being the response to BG\_L, BGACK\_L provides an enable for the parallel-in/serial-out Display Data Shift Registers U309/U310.

CLK0.5 remains inhibited, now via U3135, U3111 to U30212. U3135 also sets U31312 high, and on the next CLK8, DMA\_L is set at U3138. This clears BR\_L.

DMA\_L enables RAM U112 and U105 via SEL\_RAM\_L from U11019 (page 11.3-2). DMA\_L also enables the address buffer U303, so the address set by WRDØ-WRD2 and CHRØ-CHR4 is applied to the address bus. The first of the seven anode data words is thus loaded into U309/U310 via the data bus.

In response to BGACK\_L the processor clears BG\_L, and hence ST\_BG\_H.

U3139 going low removes the inhibit on CLK0.5 at U30212, causes DMA\_L to be cleared at U3138, and thus removes the enable on address buffer U303.

DSHFT\_R is produced from CLK0.5 via U3028, U3084 and U31110. Sixteen edges of DSHFT\_R load the U309/U310 data word into the display anodes serial register. The series of sixteen CLK0.5 clocks also produces another DMA\_REQ\_H at U30415, so the DMA cycle is repeated.

U305 counts DMA\_REQ\_H to generate the seven-word count, U30515 incrementing the character counter U306/U307 after each seven words, latching the pattern on the Front Panel. This causes the Logic-1 in the display grid register to be shifted to the next grid by DLTCH\_H via U30812.

WRD1, WRD2 and CLK0.5 are gated by U20711 and U3125 to produce DBLK\_H which blanks the display while the last two of each group of seven words are being loaded.

DG20\_H is produced at U3088 from U30715 after each set of 20 characters (140 words) to load a Logic-1 into the display grid register.

After a system reset, the display is blanked for approx. 500ms by R306/C302 to allow the RAM to be re-initialized by the processor; and to allow the display registers to synchronize with the Display Management address counters.

Display scan is inhibited by the action of DBLK\_H in the display circuit.

The facility for display blanking by DOFF\_H is not used in the 4920M. DOFF\_H is cleared by the processor via the data bus and U20819 (page 11.3-3) at power up reset.

### 5.2.6.6 Keyboard Interrupt

(Circuit Diagram DC400933 Sheet 3; Page 11.3-4)

KB5 from the keyboard encoder sets the Key Press Latch by clocking U3023. This signals FP\_INT\_L to the digital ASIC interrupt Handler at U20339 (page 11.3-3.)

The digital ASIC sets the interrupt level '2' on IPL1 and IPL0/2 (U20340 and U20341 respectively (page 11.3-3) to indicate an interrupt to the processor.

The processor compares the interrupt level with its internal mask. Assuming that the interrupt is of higher priority, the processor completes the current instruction then sets its mask at level 2.

The processor then sets the interrupt level 2 on A1-A3, asserts AS\_L and sets R\_H/W\_L high. At the same time FC0\_H, FC1\_H and FC2\_H are set, asserting IACK\_L at U10719 (page 11.3-2).

R\_H/W\_L and AS\_L with IACK\_L at U2034, U20357 and U20358 respectively cause the digital ASIC to output the relevant exception number on BD0-BD7. Access time-out is by U107 setting UIDTACK\_L, which drives the processor via U11016.

The processor is now in an exception cycle. From ROM it fetches the exception vector indicated by the digital ASIC. The two vector words hold the first of a series of addresses which contain the instructions to read the front panel keys.

(Note: should an interrupt of higher level occur (such as ERR\_L from the analog circuitry), the processor will terminate the read from the front panel.)

The processor places the 'Read Front Panel' address on the address bus. This is decoded to assert RDFP\_L by the address decoder U111 at pin 19. RDFP\_L carries out the following actions:

1. resets the Key Press Latch by U3021;
2. enables the Keyboard Buffer U301;
3. causes DTACK\_L to be asserted after 500ns via the digital ASIC access timeout circuit.

The Keyboard Buffer places the encoded key number at KB0-KB5 onto the buffered data bus BD0-BD7. The two-way buffer U201 (page 11.3-3) has been enabled by AS\_L (IACK.AS\_L) and its direction has been set by R\_H/W\_L. The keyboard code is thus passed via D0-D7 to the processor which takes appropriate action determined by the particular key which was pressed.

### 5.2.6.7 IEEE Interface

(Circuit Diagram DC400933 Sheet 3; Page 11.3-4)

The IEEE controller (GPIA) U401 is connected to the IEEE bus via the buffers U402 and U403. Data is passed to and from the GPIA on the buffered data bus. Note that BD0 connects to D7, BD1 to D6 etc.

The GPIA is addressed via A1-A3, and runs on CLK4 to maintain bus handshake speed. It is enabled by SEL GPIA\_L, derived from U11118 (page 11.3-2) and read/write is selected by BR\_HW\_L from U10717. LWR\_L from U1093 must also be asserted for the processor to be able to write to the GPIA.

When a valid Group Execute Trigger is received over the IEEE bus, it is transferred via the buffered data bus to U208 for decoding, then passes as GET\_R from U20816 to the digital ASIC. If triggers are allowed, CI\_R is produced to initiate a measurement. Interrupts generated at U4019 (GPIA\_INT\_L) are fed to the interrupt handler in the digital ASIC.

The buffers U402 and U403 are selected to Send or Receive by the GPIA U40121.

The GPIA has some internal de-bounce capability but extra provision has been made by fitting filter R401/C401 and R402/C402 to avoid problems which could arise due to external noise on IFC and REN.

## 5.2.7 Serial Data Interface

### 5.2.7.1 Functional Block Diagram

Fig. 5.2.7.1 (flyout) shows the elements and routing of the Serial Data Interface.

### 5.2.7.2 Need for a Serial Interface

If each of the analog control signals and analog status signals were to be passed between the digital control PCB and the analog PCBs via a dedicated latch/buffer, more than 50 latch/buffers would be required. Not only would this impose space penalties, it would also result in complex ground currents flowing between the digital and analog circuitry which could affect the 4920M's measurement performance.

By transferring all analog control and status information between the digital and analog sections of the 4920M via opto-isolators, ground current problems are eliminated. In addition, by transferring the information in the form of a bit-serial data stream, the total number of opto-isolators required is reduced to seven. This includes provision for two asynchronous signals (not directly connected with interface transfers) and three interface control signals.

### 5.2.7.3 Interface Control

#### Processor Control of the Interface

The Interface Controller is incorporated into the Digital ASIC U203 (page 11.3-3). The 68000 processor controls the interface using A1-A4 and DB0-DB7, together with address decodes SEL\_ULA\_L, LDS\_L, R\_HW\_L and AS\_L. Handshake signal UDTACK\_L acknowledges when sufficient access time (250ns) has elapsed.

There are three main states of the interface:

- WAIT:** The interface is quiescent, awaiting instructions from the processor.
- WRITE:** The processor commands a change of instrument analog state via the interface.
- READ:** Status data is passed back to the processor from the analog circuits.

The processor instructs the Interface Controller to change the state of the interface by writing to the ASIC's command register over the buffered data bus BD0-BD7. The controller can find out the interface state and any status information by reading the ASIC's status register via BD0-BD7.

The Interface Controller can instruct the ASIC to request a processor interrupt via the IPL0-IPL2 lines. When requested, the processor responds by returning the same priority level via the FC0-FC2 lines. When the processor reaches the interface interrupt in the interrupt queue, it services it by setting IACK\_L low at the ASIC. This acts as a chip-select, and the interrupt data is read back to the processor via the buffered data bus. As a result the processor carries out the next step in the write or read cycle.

#### Power-up and Reset

The ASIC is placed into Reset condition at power-up. When it is released from reset, the Interface Controller places the interface into the WAIT state. This causes all the transmit/receive devices in the analog sections of the instrument to take their serial registers off-line, and they become 'transparent' to any signals on the serial path. Effectively, they are in a bypassed condition.

From this point the processor controls the state of the interface, and via the interface, the instrument analog state.

#### Changing the Instrument Analog State

To do this the processor commands the interface state to WRITE and a write cycle begins. Control data to be transmitted via the interface is passed to the digital ASIC in 4-byte blocks over the buffered data bus. The digital ASIC assembles these blocks into 64-bit groups, each comprising four bytes of true data interlaced with four bytes of complement data. The true/complement data is then transmitted over the internal serial interface with transmit/receive devices in the analog sections of the instrument set to receive.

#### Obtaining Measurement and Status Information

To do this the processor commands the interface state to the READ mode and a read cycle begins. Read cycles are also initiated automatically when either the A-D converter or the frequency counter IC has generated new measurement data. The transmit/receive devices in the analog sections of the instrument are set to transmit, while receive only registers in the serial path become transparent. Measurement or status information to be returned from the A-D converter and frequency counter IC are loaded into their serial registers, and are transmitted to the digital ASIC.




FIG. 5.2.7.1 SERIAL INTERFACE FUNCTIONAL LOOP

#### 5.2.7.4 Data and Control Lines

##### **DOUT\_H and DRET\_H**

The Digital ASIC is buffered from the opto-isolators on the A-D converter PCB by U404 (page 11.3-5). From Fig.5.2.7.1 it can be seen that the data line loops around all the transmit/receive devices in the analog sub-system, entering via the opto-isolator U6032-7 on the A-D converter PCB as DOUT\_H, and returning via U6042-7 as DRET\_H.

##### **SCLK\_F (Transfer Clock)**

Clock pulses on the SCLK\_F line are fed to all transmit/receive devices through U6023-6 on the A-D converter PCB. Their purpose is to clock the data round the serial loop.

##### **EN\_H (Transfer Enable)**

This signal goes high to enable data transfers around the loop. The condition of the serial data line during the first four SCLK\_F pulses when EN\_H is high determines the 'Receive/Send' state of the transmit/receive devices in the analog sections of the instrument. When EN\_H is low, the transmit/receive devices are placed into 'WAIT' state.

##### **TRK\_H**

This signal is not used.

##### **ERR\_L (Transfer Error Warning)**

During a write cycle the transmit/receive devices compare the transmitted bytes of true data against the transmitted complement data. If there is any disparity, ERR\_L is asserted. The ERR\_L line remains high when there are no errors.

The ERR\_L line can also be pulled low if a transmit/receive device does not recognize the bit-pattern of its received true data as a valid command, or if its internal processing is defective.

##### **CI\_R (Conversion Initiate)**

This signal is used to initiate an A-D conversion. Once the correct trigger is present, the analog sub-system has been configured by data transfers, and any digital delays have expired, the CI\_R line is set high. CI-R passes through opto-isolator U6033-6 and buffer U6066-14 on the A-D converter PCB becoming CI1-R and CI2-R. The rising edge of CI1-R into U509 on the A-D converter PCB initiates a reading conversion. At the same time, the frequency counter U606 on the High Accuracy AC PCB is activated.

##### **RTX\_R (Conversion and Count Complete)**

The A-D converter control ASIC (U509 on the A-D converter PCB) has an open-collector output RTX, which is pulled low during a conversion as a result of CI\_R. Once the conversion is completed the A-D converter control ASIC turns its open-collector RTX driver off, and RTX1-R goes high provided that the RTX output of the frequency counter IC is not holding it low.

Similarly the frequency counter (U606 on the High Accuracy AC PCB) has an open-collector output RTX, which CI\_R causes to be pulled to low. Once the count is complete, the frequency counter turns its open-collector RTX driver off and RTX2-R goes high provided that the RTX output of the A-D converter control IC is not holding it low. When both the A-D converter control IC's and the frequency counter IC's RTX outputs have been released, pull-up resistor R6011-3 on the A-D Converter PCB pulls the RTX line high. This signal is passed through opto-isolator U6043-6 to the Digital ASIC, where the rising edge signifies that the two operations are finished.

## 5.2.7.5 WRITE Cycle




FIG. 5.2.7.2 WRITE CYCLE - SEQUENCE

There are four phases in the cycle, controlled by EN\_H, SCLK\_F and the data line DOUT\_H itself. They are:

**Wait:**

EN\_H is low, no clock pulses are present. All transmit/receive devices in the analog sub-system ignore data on the data line, effectively bypassing their serial registers.

**Instruct All Transmit/Receive Devices to Receive:**

EN\_H goes high to enable the data transfer, and DOUT\_H is set low. Four SCLK\_F pulses are transmitted, while DOUT\_H is held low, to announce that the processor is about to command a change of instrument analog state. The transmit/receive devices in the analog sub-system activate to receive data from DOUT\_H, placing their serial registers into the data path. During the time taken to place the registers on line at the start of EN\_H true, the inputs and outputs of the transmit/receive devices are still shorted, so the whole of the signal path has time to fall to a low state.

**Transfer Data:**

EN\_H remains high. The 64 serial data bits of the first group are injected into the data path via DOUT\_H, one bit at a time, while 64 SCLK\_F pulses clock the bits through the serial registers of the transmit/receive devices. This transmission of 64-bit groups continues until the data is located in the appropriate transmit/receive serial registers. Each 8-bits of control information actually requires a 16-bit serial register in the data path – half for the true data byte, the other half for the complementary data byte which follows it. This allows error checking in the Process Data phase.

**Process Data:**

EN\_H goes low to disable the data transfer. The data in the transmit/receive serial data registers is held, as the registers are taken out of the data path. Sixteen SCLK\_F pulses are transmitted which cause the transmit/receive devices to check the true data against its the complemented data.

If there is no data corruption, the true control data is latched into the device's DIO lines (a similar checking facility is incorporated into the A-D converter control and frequency counter ASICs, but the correct true data is latched internally). The data is used to reconfigure the analog circuits that are controlled by the device.

If a device discovers an error, it pulls its ERR\_L line low, and latches its DIO lines at high impedance. In this condition, a set of pull-up/pull-down resistors defines the state of the control lines to which the device is connected, setting them to a safe condition.

ERR\_L operates as an open-collector output *and* as an input. When it is pulled low to indicate an error by one device, the change is detected by all the other devices in the loop, which also set their DIO lines to high impedance (but without latching). This causes the whole analog sub-system to revert to a safe condition.

There is a further benefit in latching only the device which detected the error. When fault-finding, if the transmit/receive chips are removed one at a time, then the ERR\_L line will remain low until the one which reported the error is removed. This locates the part of the data stream which is corrupted, as a lead-in to subsequent fault diagnosis.





FIG. 5.2.7.3 SERIAL INTERFACE REGISTERS - COMMAND DATA (DEVICES SET TO RECEIVE)

## 5.2.7.6 READ Cycle



There are four phases in the read cycle, also controlled by EN\_H, SCLK\_F and the data line DOUT\_H. They are:

**Wait:**

EN\_H is low, no clock pulses are present. All transmit/receive devices in the analog sub-system ignore any data on the data line, effectively bypassing their serial registers.

**Instruct All Transmit/Receive Devices into their Preset Send Modes:**

EN\_H goes high to enable the data transfer. Four SCLK\_F pulses are transmitted, while DOUT\_H is held high, to announce that the processor is about to command the 'Send' devices to transmit data. The 8-bit transmit/receive devices in the analog sub-system are preset in hardware as 'receiver only' and so assume the 'Wait' condition, in which they are transparent to signals on the serial data path. The A-D converter control and frequency counter ASICs activate to transmit data via DRET\_H, placing their serial registers into the data path. During the time taken to place the registers on line at the start of EN\_H true, the inputs and outputs of the transmit/receive devices are still shorted, so the whole of the signal path has time to rise to high state.

**Transfer Data:**

EN\_H remains high. 64 preset serial data bits of the first group are injected into the data path via DOUT\_H, a bit at a time, while 64 SCLK\_F pulses clock the bits through the A-D converter control and frequency counter ASICs' serial registers. This transmission of 64-bit groups continues until the preset data is returned to the digital ASIC serial registers. The A/D converter control and frequency counter ASICs generate both true and complement data bytes to permit error checking by the digital ASIC during the Process Data phase.

**Process Data:**

EN\_H goes low to disable the data transfer. The data in the transmit/receive serial data registers is held, as the registers are taken out of the data path. Sixteen SCLK\_F pulses are transmitted which cause the A-D converter control and frequency counter ASICs to check their new received data against its complement, and at the same time the digital ASIC checks the returned true and complement data from the A-D converter control and frequency counter ASICs.

If there is no corruption, the returned true data is transferred to the 68000 microprocessor.




FIG. 5.2.7.5 SERIAL INTERFACE REGISTERS - MEASUREMENT DATA (DEVICES SET TO SEND)

### 5.2.7.7 Internal Serial Interface Test

#### Introduction

This is one of the first commands from the processor to the Serial Interface Controller ASIC following a Reset (including a power-up reset). Its is included so that the processor can establish that the internal serial interface is fully functional, and that safe analog control signals can be established within the instrument.

The 8-bit transmit/receive devices have a hardware reset which configures them as receivers, but they are designed so that this reset state can be overridden when commanded via the serial interface. Once overridden, they can revert to 'receiver mode' only when the override is cancelled by a write cycle, or after a further reset.

The internal serial interface test command generates three transfers, overriding the hardware preset. The first two are abbreviated Read cycles, which command all transmit/receive devices (except the A-D converter control ASIC) to convert into 'Senders' and set their DIO lines at high impedance. The analog sub-system is thus configured safe by the pull-up/pull-down resistors on the DIO lines. This imposes a unique bit-pattern for each transmit/receive device, which is monitored by the device as an input from the DIO lines and is loaded (with its complement data) into the device's serial register in the interface data path.

The third transfer is a standard Read cycle, which passes the data from the transmit/receive devices to the digital control ASIC. After checking for errors, the digital control ASIC releases the data for the processor to read. The processor examines the bit patterns returned from the analog sub-system to check that they are correct.

#### Wait:

EN\_H is low, no clock pulses are present. All transmit/receive devices in the analog sub-system ignore any data on the data line, effectively bypassing their serial registers.


#### Instruct Transmit/Receive Devices to Test Mode:

EN\_H goes high. Four SCLK\_F pulses are transmitted, while DOUT\_H is held high. EN\_H immediately returns to low, and 16 SCLK\_F pulses are transmitted to clock the 'Process Data' sequence in the transmit/receive devices in the analog sub-system. Each transmit/receive device (except the A-D converter control ASIC) interprets this sequence as the overriding 'All Send Interface Test Data' command. Each one reconfigures itself as a sender, setting its DIO lines at high impedance and loading the DIO bit-pattern into its serial register. During the time taken to place the registers on line at the start of EN\_H true, the inputs and outputs of the transmit/receive devices are still shorted, so the whole of the signal path has time to rise to high.

To ensure that the transmit/receive devices have enough time to reconfigure themselves, the instruction is repeated a second time.

#### Instruct Transmit/Receive Devices to Send Data:

The processor commands a Read cycle to obtain the test data.



### 5.2.7.8 Power On and Reset

#### Interface Flushing

At power on, the digital master reset MR\_L is asserted, to be turned off after 200ms-300ms. Because the transmit/receive devices in the analog sub-system could power up any random condition, they must be initialized. The first action by the processor on the interface is to flush the serial interface data path by 16 SCLK\_F pulses, while DOUT\_H and EN\_H are held low. The transmit/receive devices are thus in the safe 'Wait' state, their DIO lines being at high impedance due to EN\_H being low, serial data registers off-line, and serial data inputs and outputs shorted together. The 16 SCLK\_F pulses are therefore sufficient to set the whole of the serial data path to low.

#### Interface Reset

Two Write cycles are processed with DOUT\_H remaining low. This time the transmit/receive registers are put into the serial data path by EN\_H high, and are all reset to zero by the low on the data path. This is a safe state, and after the reset the transmit/receive devices return to 'Wait' state.

#### Internal Serial Interface Test

Two internal serial interface test commands are transmitted to ensure that all transmit/recieve devices are forced to become senders, then a Read cycle is processed, using four 64-bit groups so that a complete test will be completed. If an interface error occurs at this time the processor will abort the test, deal with the error, and then re-start the test.

The transmit/receive devices remain in their 'Wait' condition, imposing the Power On Reset (default) condition on the analog sub-system, until a Write cycle is processed to change their serial register contents.

#### A-D Action

After the digital master reset has been removed, CI\_R remains inactive until the internal serial interface test has been successfully completed, allowing the A-D converter control ASIC to stabilize the A-D converter's analog circuits. With 0V at its signal input, the A-D converter powers up with its integrator output positive, and the A-D converter control ASIC imposes +REF/256 to return this very slowly towards zero. Meanwhile, during the master reset period, the A-D converter control and frequency counter ASICs release their open-circuit RTX\_R outputs, which remain pulled to a high state.

After the internal serial interface test has been completed successfully, a conversion is initiated by CI\_R being set high for some 30ms. The rising edge of CI\_R has the effect of imposing +REF at the A-D input, which rapidly drives the A-D output to zero, and the A-D starts a conversion with zero input. At the same time the RTX\_R line is forced low. The processor waits for the RTX\_R line to rise to high again to show that this first conversion has been completed. If this does not happen within 2.25 seconds, the processor assumes that an A-D converter fault is present.

A successful first conversion sets RTX\_R back to high, and the interface power-on sequence is complete. Unless the instrument is commanded otherwise, the power-on default state persists, and the A-D converter is internally triggered.





## Datron Sales and Service Representatives Worldwide

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
<b>AUSTRALIA</b> Scientific Devices Pty. Ltd 2 Jacks Road, South Oakleigh, Victoria 3167	3 579 3622	AA32742	3 579 0971
<b>AUSTRIA</b> Walter Rekirsch Elektronisch Geraete GmbH & Co. Obachgasse 28, A-1220 Wien	222 253626	134759	222 2572 75
<b>BELGIUM</b> Air-Parts International B. V. Avenue Huart-Hamoir, 1-Box 34, 1030 Bruxelles	2 241 6460	25146 AP1 B	2 241 8130
<b>BRAZIL</b> Comercial Goncalves Rua Deocleciana, 77, Cep 01106 Ponte Pequena, Sao Paulo SP	11 2294044	22104 34272	----
<b>CHINA</b> Tianjin Zhong Huan Scientific Instruments Corp. No. 59 Zhao Jia Chang Street, Hong Qiao Section, Tianjin	Tianjin 753732	-----	-----
<b>DENMARK</b> Instrutek A/S, Christiansholmsgade 8700 Horsens	5 611100	61656	5 615 658
<b>EASTERN EUROPE</b> Amtest Associates Ltd Amtest House, 75-79 Guildford Street, Chertsey, Surrey KT16 9AS, England	0932 568355	928855	0932 561919
<b>EGYPT &amp; MIDDLE EAST</b> EPIC 20-22 Ashmoun St, PO Box 2682, Horriya, Heliopolis	2 661767 2 669861	23033 CHAKA UN 23315 EPIC UN	2 662839 2 668924
<b>FINLAND</b> Profelec OY PO Box 67, 00421 Helsinki 42	0 566 4477	125225 PROFE SF	0 566 2998

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
<b>FRANCE</b>			
<b>M. B. Electronique</b> 606 Rue Fourny, Zi de Buc, 78530 Buc	1 39 568131	695414	1 39 565344
<b>WEST GERMANY</b>			
<b>WAVETEK Electronics GmbH</b> Freisinger Straße 34, 8045 Ismaning	0 89 96 09 49-0	5 212 996 WVTK D	0 89 96 71 70
<b>GREECE</b>			
<b>American Technical Enterprises SA</b> PO Box 3156 39, Agiou Konstantinou Street, Athens 10210.	5240620 5240740	216046 ATE GR	5249995
<b>HONG KONG</b>			
<b>Eurotherm (Far East) Ltd</b> 18/F., Gee Chang Hong Centre, 65 Wong Chuk Hang Road, Hong Kong	5 8140311 (Sales) 5 546391 (Service)	72449 EFELD HX 72449 EFELD HX	5 8735974 5 8700497
<b>INDIA</b>			
<b>Technical Trade Links</b> 42, Navketan Estate, Mahakali Caves Road, Andheri (East), Post Box No. 9447, Bombay 400 093	22 6322412	1179261 TTL IN	9122 634 2204
<b>IRELAND</b>			
<b>Euro Electronic Systems</b> Unit 3, Greenmount House, Greenmount Office Park, Harolds Cross, Dublin BW.	0001 535955	-----	0001 534229
<b>ISRAEL</b>			
<b>DAN-EL Technologies</b> Office 60, Pinkas St. Tel-Aviv 62151.	3 453157	342105	3 459281
<b>ITALY(1)</b>			
<b>Sistrel SPA</b> Via Pellizza da Volpedo 59 20092 Cinisello Balsamo, Milano	02 618 1893	334643	02 618 2440
<b>ITALY(2)</b>			
<b>Sistrel SPA</b> Viale Erminio Spalla 41 00142 Roma	06 504 0273	625857	06 504 0067
<b>ITALY(3)</b>			
<b>Sistrel SPA</b> Via Cintia Parco S. Paolo 35 80126 Napoli	081 767 9700	-----	081 766 1361
<b>JAPAN</b>			
<b>G &amp; G Japan Inc</b> No. 406, 12-14, 4-Chome, Hongoh, Bunkyo-ku, Tokyo	3 8130971	2722884 ICHAIN J	3 8159216

<b>COUNTRY and REPRESENTATIVE</b>	<b>Telephone</b>	<b>Telex</b>	<b>Fax</b>
<b>KOREA</b>			
<b>Sama Trading Corporation</b> CPO Box 2447, Seoul	2 733 9336	K26375 SAMATR	2 733 8481
<b>MALAYSIA</b>			
<b>TME Systems Pte Ltd</b> 21 Moonstone Lane, No. 06-01, Poh Leng Building, Singapore 1232	286 4608	786 37545	288 5935
<b>MOROCCO</b>			
<b>Minhol SA</b> 64 Rue El Mortada, Casablanca 02.	254945	24064	254969
<b>NETHERLANDS</b>			
<b>Air Parts International BV</b> PO Box 255, 12 Kalkovenweg, 2400 AG Alphen aan den Rijn	1720 43221	39564	1720 20651
<b>NEW ZEALAND</b>			
<b>G. T. S. Engineering Ltd</b> 5 Porters Avenue, Eden Terrace, PO Box 9613 Newmarket AUCKLAND	9 392 464	----	9 392 968
<b>NORWAY</b>			
<b>Morgenstjerne &amp; Co.</b> Olaf Helsets vei 1, P.O. box 15 - Bogerud N-0621 Oslo 6	2 289490	71719 MOROF N	2 289494
<b>PORTUGAL</b>			
<b>Decada SA</b> Rua Margarida, Palla. 11, 1495 Alges.	1 4103420	24476 ESPEC P	1 4101844
<b>SAUDI ARABIA</b>			
<b>Electronic Equipment Marketing</b> PO Box 3750, Riyadh 11481,	1 4771650	401120	1 4785140
<b>SINGAPORE</b>			
<b>Mecomb Singapore Ltd</b> Sime Darby Centre, 895 Dunearn Road, 04-2 Singapore 2158	469 8833	RS 23178	467 1905
<b>SOUTH AFRICA</b>			
<b>Altech Instruments (Pty) Ltd</b> PO Box 39451, Wynberg 2018	11 887 7455	422033	----
<b>SPAIN</b>			
<b>ESSA (Equipos y Systemas SA)</b> C/Apolonio Morales 13-B, Madrid 16	1 458 0150	831 42856	----

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
<b>SWEDEN</b>			
<b>Ferner Electronics AB</b> Snormakarvagen 35, Box 125, S-16126 Stockholm-Bromma	8 802540	10312 FERNER S	8 250226
<b>SWITZERLAND</b>			
<b>Kontron Electronic AG</b> Bernerstrasse-Süd 169, 8048 Zurich	1 435 4111	822196 + KOEL CH	1 432 2464
<b>TAIWAN</b>			
<b>Evergo Corporation</b> Room A, 9th Floor, 305 Section, 3 Nan King East Road, P. O. Box 96-546, Taipei	2 7150283/4/5	27027 EVERGOEC	2 7122466
<b>UNITED KINGDOM</b>			
<b>Datron Instruments Ltd</b> Hurricane Way, Norwich Airport, Norwich, Norfolk NR6 6JB, England	0603 404824	975173	0603 483670
<b>UNITED STATES of AMERICA</b>			
<b>Datron Instruments Inc</b> c/o Wavetek RF Products Inc. 5808 Churchman Bypass, Indianapolis, Indiana 46203	(317) 787 3915	TWX (810) 341 3226	(317) 788 5999
<b>Wavetek Northeast Area Sales</b> 1 Executive Blvd. Suite 206, Suffern New York 10901	(914) 357 5544	-----	(914) 357 5609
<b>Wavetek Western Area Sales</b> 9045 Balboa Avenue, San Diego, California 92123	(619) 565 9234	TWX (910) 335 2007	(619) 565 9558

**For customers in countries not listed please contact DATRON INSTRUMENTS in the United Kingdom:**

<b>Datron Instruments Ltd</b> Hurricane Way, Norwich Airport, Norwich, Norfolk NR6 6JB, England	0603 404824	975173	0603 483670
---	-------------	--------	-------------