

Errata

Title & Document Type: 1650A/1651A Logic Analyzers Front-panel Operation Reference

Manual Part Number: 01650-90903

Revision Date: September 1987

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, semiconductor products and chemical analysis businesses are now part of Agilent Technologies. We have made no changes to this manual copy. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A.

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:


www.tm.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.

HP 1650A/HP 1651A

LOGIC ANALYZERS

Reference Manual



**Front-panel Operation
Reference**

HP 1650A/1651A Logic Analyzers



© Copyright Hewlett-Packard Company 1987

Manual Set Part Number 01650-90903
Microfiche Part Number 01650-90803

Printed in U.S.A. September 1987

Exclusive Remedies THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HEWLETT-PACKARD SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

Assistance Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products

For assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

Certification Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members

Safety This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions and warnings in this manual must be heeded.

Introduction

About this book...

Welcome to Hewlett-Packard logic analyzers. The HP 1650A/51A logic analyzers have been designed to be the easiest logic analyzers to use ever. In addition, these logic analyzers make significant contributions to digital measurement technology.

Our logic analyzer operating manuals have a new format which will make it easier to:

- prepare your logic analyzer for use
- learn how to operate your new logic analyzer
- access the information you need for your measurements

Please take time to complete the "Your Comments Please" questionnaire. If it has already been used and you have any comments, address them to:

Hewlett-Packard
Attn: Publications Dept.
P.O. Box 2197
Colorado Springs, CO 80901-2197

This manual is the complete source of operating information for the HP 1650A/51A Logic Analyzers. It contains much more information than *Setting Up the Logic Analyzer* and the *Getting Started Guide* and repeats important information in those guides so that you have one source of operating information.

If you are an experienced HP logic analyzer user but new to this family of logic analyzers and are starting with this manual, consider reading chapters 1 through 4 of the *Getting Started Guide* first. Within a few minutes you will find the user interface of the HP 1650A/51A very friendly and easy to learn.

If you're new to logic analysis...or just need a refresher, we think you'll find *Feeling Comfortable With Logic Analyzers* valuable reading. It will help you sort out any confusion you may have about their application and show you how to get the most out of your new logic analyzer.

Table of Contents

Introduction

Chapter 1: General Information

- 1-1 Logic Analyzer Description
 - 1-1 User Interface
 - 1-2 Configuration Capabilities
 - 1-4 Key Features
 - 1-4 Accessories Supplied
 - 1-6 Available Accessories
 - 1-6 Manuals Supplied
 - 1-6 Turning On the Logic Analyzer
-

Chapter 2 Front and Rear Panel Controls

- 2-1 Introduction
 - 2-2 Front-Panel Controls
 - 2-4 Rear-Panel Controls
-

Chapter 3: Using the Front-Panel User Interface

- 3-1 Introduction
- 3-2 Front-Panel Controls
- 3-2 Menu Keys
- 3-2 Format Menu Key
- 3-2 Trace Menu Key
- 3-2 Display Menu Key
- 3-2 I/O Menu Key
- 3-2 The Cursor

Table of Contents (Continued)

3-2	The Knob
3-3	The Select Key
3-3	The Roll Keys
3-3	The Run Key
3-3	The Stop Key
3-3	The Hexadecimal Keypad
3-4	The CHS Key
3-4	The Clear Entry Key
3-4	The Don't Care Key
3-4	How to Select Menus
3-5	How to Switch between Analyzers
3-5	Returning to the System Configuration Menu
3-5	How to Select Fields
3-6	Pop-up Menus
3-6	How to Close Pop-up Menus
3-6	How to Select Options
3-8	Toggle Fields
3-8	How to Enter Numeric Data
3-11	How to Enter Alpha Data
3-12	Changing Alpha Entries
3-13	How to Roll Data
3-14	Assignment/Specification Menus
3-14	Assigning Bits to Pods
3-15	Specifying Patterns
3-16	Specifying Edges

Chapter 4:

Using the Menus

4-1	Introduction
4-1	Menu Maps
4-1	System/Subsystem Menu Map
4-4	I/O Menu Map

Table of Contents (Continued)

Chapter 5:

Menus

- 5-1 Introduction
- 5-1 System Level Menus
- 5-2 System Configuration Menu
 - 5-3 Name
 - 5-4 Type
 - 5-5 Auto scale
 - 5-6 Pods
- 5-7 I/O Menu
 - 5-8 Print Screen
 - 5-8 Print All
 - 5-9 Disc Operations
- 5-17 RS-232-C Configuration
- 5-20 External BNC Configuration
- 5-20 Self Test
- 5-21 Subsystem Level Menus
- 5-22 Timing and State Format Specification Menus
- 5-24 Timing and State Format Specification Menu Fields
 - 5-24 Label
 - 5-25 Polarity (Pol)
 - 5-25 Bit Assignment
 - 5-27 Pod Threshold
 - 5-28 Specify Symbols
 - 5-34 Clock
 - 5-36 Pod Clock
- 5-39 Timing Trace Specification Menu
- 5-40 Timing Trace Specification Menu Fields
 - 5-40 Trace Mode
 - 5-40 Armed By
 - 5-41 Acquisition Mode
 - 5-43 Label
 - 5-44 Base
 - 5-45 Find Pattern
 - 5-47 Pattern Duration (present for _____)
 - 5-48 Then Find Edge
- 5-52 State Trace Specification Menu
- 5-57 Sequence Levels
 - 5-58 Insert Level
 - 5-58 Delete Level
 - 5-59 Storage Qualifier
 - 5-59 Branching Qualifier
 - 5-60 Occurrence Counter
 - 5-60 Storage Macro

Table of Contents (Continued)

5-62	Reading the Sequence Level Display
5-64	Acquisition Fields
5-64	Trace Mode
5-64	Armed By
5-65	Branches
5-68	Count
5-72	Prestore
5-73	Qualifier and Pattern Fields
5-73	Label
5-73	Base
5-74	Qualifier Field
5-75	Pattern Fields

Chapter 6:

Interpreting the Displays

6-1	Introduction
6-1	The Timing Waveforms Menu
6-2	Timing Waveforms Menu Fields
6-3	Markers
6-3	Markers Off/Sample Period
6-3	Markers Time
6-4	Markers Patterns
6-5	Markers Statistics
6-6	Accumulate Mode
6-6	At _____ Marker _____ Fields
6-8	Time/Div (time per division) Field
6-8	Delay Field
6-10	The State Listing Menu
6-11	State Listing Menu Fields
6-11	Markers
6-12	Markers Off
6-12	Markers Patterns
6-13	Markers Time
6-14	Markers Statistics
6-14	Pattern >_____ Field
6-15	Timing/State Mixed Mode Display
6-16	State/State Mixed Mode Display
6-17	Time-Related Displays

Table of Contents (Continued)

Chapter 7:

Using the Timing Analyzer

- 7-1 Introduction
- 7-2 Problem Solving with the Timing Analyzer
- 7-2 What Am I Going to Measure?
- 7-3 How Do I Configure the Logic Analyzer?
- 7-5 Connecting the Probes
- 7-5 Activity Indicators
- 7-6 Configuring the Timing Analyzer
- 7-8 Specifying a Trigger Condition
- 7-9 Acquiring the Data
- 7-10 The Timing Waveforms Menu
- 7-10 The X and O
- 7-11 The ▼INVERTED TRIANGLE
- 7-11 The Vertical Dotted Line
- 7-12 Configuring the Display
- 7-12 Display Resolution
- 7-13 Making the Measurement
- 7-14 Finding the Answer
- 7-15 Summary

Chapter 8:

Using the State Analyzer

- 8-1 Introduction
- 8-2 Problem Solving with the State Analyzer
- 8-2 What Am I Going to Measure?
- 8-4 How Do I Configure the Logic Analyzer?
- 8-6 Connecting the Probes
- 8-6 Activity Indicators
- 8-7 Configuring the State Analyzer
- 8-9 Specifying the J Clock
- 8-10 Specifying a Trigger Condition
- 8-12 Acquiring the Data
- 8-13 The State Listing
- 8-14 Finding the Answer
- 8-16 Summary

Table of Contents (Continued)

Chapter 9:

Using the Timing/State Analyzer

- 9-1 Introduction
- 9-2 Problem Solving with the Timing/State Analyzer
- 9-2 What Am I Going to Measure?
- 9-3 How Do I Configure the Logic Analyzer?
- 9-4 Configuring the State Analyzer
- 9-5 Connecting the Probes
- 9-5 Acquiring the Data
- 9-6 Finding the Problem
- 9-7 What Additional Measurements Must I Make?
- 9-8 How Do I Re-configure the Logic Analyzer?
- 9-8 Connecting the Timing Analyzer Probes
- 9-9 Configuring the Timing Analyzer
- 9-10 Setting the Timing Analyzer Trigger
- 9-11 Time Correlating the Data
- 9-12 Re-acquiring the Data
- 9-12 Mixed Mode Display
- 9-13 Interpreting the Display
- 9-14 Overlapping Timing Waveforms
- 9-15 Finding the Answer
- 9-16 Summary

Chapter 10:

Disc Drive Operations

- 10-1 Introduction
- 10-1 The Disc Operations Available
- 10-3 Getting into the Disc Menu
- 10-4 Selecting a Disc Operation
- 10-5 Disc Operation Parameters
- 10-5 Installing a Blank Disc
- 10-7 Formatting a Disc
- 10-8 Storing to a Disc
- 10-10 The Load Operation
- 10-11 Renaming a File
- 10-12 The Autoload Operation
- 10-13 Purging a File
- 10-14 Copying a File
- 10-16 The Pack Disc Operation
- 10-17 Duplicating the Operating System Disc

Table of Contents (Continued)

Chapter 11:

Making Hardcopy Prints

- 11-1 Introduction
- 11-1 Supported Printers
- 11-1 Alternate Printers
- 11-2 Hooking Up Your Printer
- 11-3 Printer Cables
 - 11-3 HP 13242G Cable
 - 11-4 HP 92219H Cable
- 11-4 Setting RS-232C for HP Printers
- 11-5 Setting RS-232C for Your Non-HP Printer
- 11-5 Setting Paper Width
- 11-6 RS-232C Default Configuration
- 11-6 Recommended Protocol
- 11-6 Starting the Printout
- 11-7 Print Screen
- 11-7 Print All
- 11-8 What Happens during a Printout?
- 11-8 Connecting to Other HP Printers

Chapter 12:

Probing

- 12-1 Introduction
- 12-1 Probing Options
 - 12-1 The HP 10320C User-Definable Interface
 - 12-2 The HP 10269C General Purpose Probe Interface
- 12-3 General Purpose Probing
- 12-3 The Termination Adapter
- 12-4 The HP 1560A/51A Probing System
 - 12-4 Probes and Probe Pods
 - 12-4 Probe Pod Assembly
 - 12-5 Probe Cable
 - 12-5 Probes
 - 12-6 Grabbers
 - 12-6 Pod Grounds
 - 12-7 Probe Grounds
 - 12-8 Signal Line Loading
 - 12-8 Maximum Probe Input Voltage
 - 12-8 Pod Thresholds
- 12-9 Connecting the Logic Analyzer to the Target System

Table of Contents (Continued)

- 12-9 Connecting the Probe Cables to the Logic Analyzer
 - 12-10 Connecting the Pods to the Probe Cable
 - 12-11 Disconnecting the Probes from the Pods
 - 12-12 Connecting the Grabbers to the Probes
 - 12-12 Connecting the Grabbers to the Test Points
 - 12-13 Labeling Pods, Probes, and Cables
-

Chapter 13

Microprocessor Specific Measurements

- 13-1 Introduction
- 13-1 Microprocessor Measurements
- 13-2 Microprocessors Supported by Preprocessors
- 13-3 Z80
- 13-4 NSC800
- 13-5 8085
- 13-6 8086 or 8088
- 13-7 80186 or 80188
- 13-8 80286
- 13-9 80386
- 13-10 6800 or 6802
- 13-11 6809 or 6809E
- 13-12 68008
- 13-13 68000 and 68010 (64-pin DIP)
- 13-14 68000 and 68010 (68-pin PGA)
- 13-15 68020
- 13-16 Loading Inverse Assembler Files
- 13-16 Selecting the Correct File
- 13-16 Loading the Desired File
- 13-17 Connecting the Logic Analyzer Probes
- 13-17 How to Display Inverse Assembled Data

1

General Information

Logic Analyzer Description

The HP 1650A and 1651A logic analyzers are a new family of general purpose logic analyzers with improved features to accommodate next generation design tasks.

Both the 80-channel HP 1650A and the 32-channel HP 1651A logic analyzers are capable of 100 MHz timing and 25 MHz state analysis on all channels. The HP 1651A, while only having 32 channels, has the same features as the HP 1650A. That's why you have the same manual set regardless of whether you have an HP 1650A or an HP 1651A.

These analyzers are designed as stand alone instruments for use by digital and microprocessor designers. Both the HP 1650A and 1651A have an RS-232C interface for hardcopy printouts and control by a host computer.

User Interface

The user interface is easier to use than in previous generations for first-time and casual users as well as experienced logic analyzer users.


The front panel is controlled by a front-panel keyboard, and the addition of a "KNOB" allows you to move the cursor or change settings more quickly than before. The timing analyzer (a close cousin of the oscilloscope) now has oscilloscope-type controls which more closely match the type of measurements you make with the timing analyzer. Information is displayed on a nine-inch white phosphor CRT.

Configuration Capabilities The HP 1650A/51A can be configured as two independent machines (analyzers) maximum at one time or as two machines interactively for interactive measurements.

The combinations are:

HP 1650A

- Up to 80 channels state
- Up to 80 channels timing
- Two state machines with multiples of 16 channels per machine with a combined maximum of 80 channels
- One state and one timing machine with multiples of 16 channels per machine with a combined maximum of 80 channels



*multiples of 16 channels

Figure 1-1 HP 1650A Configuration Capabilities

HP 1651A

- Up to 32 channels state
- Up to 32 channels timing
- Two state machines with 16 channels per machine
- One state and one timing machine with 16 channels per machine




Figure 1-2. HP 1651A Configuration Capabilities

Key Features A 3.5-inch disc drive is built into the instrument for storing logic analyzer configurations and acquired data. The disc drive also provides a way of loading inverse assembly configuration files into the logic analyzer for easy configuring.

Additional key features of both models include:

- Transitional timing for extended timing analyzer memory
- Lightweight passive probes for easy hook-up
- All channels can be used for state or timing at the maximum sample rate
- RS-232C interface for programming and printer output
- An external trigger BNC connector
- Efficient package size
- Transitional or glitch timing modes
- 1k-deep memory on all channels
- Glitch detection
- Marker measurements
- Triggering and pattern qualification
- Overlapping of timing waveforms
- Eight sequence levels
- Eight pattern recognizers
- One range recognizer
- Time and number-of-states tagging
- Pre-store
- Auto-scale
- Programmability
- Cross-domain triggering
- Interactive measurements
- Mixed-mode display
- Oscilloscope-type controls in the timing analyzer

Accessories Supplied

Table 1-1 lists the accessories supplied with your HP 1650A/51A. If you need additional accessories, refer to the "Accessories for the HP 1650A/HP 1651A and HP 16500A Logic Analyzers" data sheet. If any of these accessories were missing when you received the logic analyzer from the factory, contact your nearest Hewlett-Packard office.

Table 1-1. Accessories

Accessory	HP Part No.	Quantity	
		HP 1650A	HP 1651A
Probe assemblies	01650-61608	5	2
Probe cables	01650-61607	5	2
Grabbers (Note 1)	5959-0288	100	40
Ground leads (long)	01650-82102	5	2
Ground leads (short)	01650-82103	10	4
RS-232C loop back adapter	01650-63202	1	1
Probe and probe cable numbering label card	01650 94303	1	1
AC power cable	Note 2	1	1
Operating system disc	01650-13501	2	2
Operating and Programming manual set	01650 90903	1	1
Service manual	01650 90901	1	1

Notes:

1. Package of 20 per part number.
2. The type of power cord you receive with your logic analyzer depends on your country. Complete information about the power cord options is in Appendix E of this manual.

Available Accessories

In addition to the accessories supplied, there are a number of accessories available that will make your measurement tasks easier and more accurate. You will find these listed in "Accessories for the HP 1650A/ HP 1651A and HP 16500A Logic Analyzers" (HP part number 5954-2654).

Manuals Supplied

The manuals supplied with your logic analyzer are:

- *Feeling Comfortable with Logic Analyzers* – A primer on logic analyzers
- *Setting Up the Logic Analyzer* – A guide for preparing the logic analyzer for operation
- *Getting Started with the HP 1650/51A Logic Analyzer* – A tutorial for new and casual users
- *HP 1650/51A Reference Manual* – A complete operating and programming manual
- *Service Manual* – A guide to troubleshooting and module-level repair.

Turning On the Logic Analyzer

Don't turn on the logic analyzer before you remove the yellow shipping disc from the disc drive.

If you are unfamiliar with how to turn on the HP 1650A/51A logic analyzers, refer to *Setting Up the Logic Analyzer* for information on how to remove the yellow shipping disc and turn the instrument on.

If you are familiar with 3.5-inch disc drives and other Hewlett-Packard logic analyzers, you will find the information you need in Appendix B of this manual. This appendix contains the same information as *Setting Up the Logic Analyzer* but not in step-by-step form.

General Information

2

Front and Rear Panel Controls

Introduction

This chapter gives you an overview of the front- and rear-panel controls and what they are used for. It is a prelude to chapter 3, which tells you how to use these controls and the front-panel interface.

Front-Panel Controls




Figure 2-1. HP 1650A/51A Front Panel

- 1** Menu Keys. Allow you to display the main menu behind each key. They are:

FORMAT Key. Allows you to access the **TIMING FORMAT** and the **STATE FORMAT SPECIFICATION** menus.

TRACE Key. Allows you to access the **TIMING TRACE** and the **STATE TRACE SPECIFICATION** menus.

DISPLAY Key. Allows you to access either the **TIMING WAVEFORMS** or the **STATE LISTING** displays from other menus without having to press **RUN** and acquire new data.

I/O Key. Allows you to access the **I/O** menu.

- 2** **RUN Key.** Initiates the data acquisition and display cycle, and also arms each analyzer.
- 3** **STOP key.** Stops data acquisition, displays data, and stops a hardcopy printout in progress.

- 4** DON'T CARE Key. Allows you to enter don't cares in menu fields that accept them and spaces in the alpha entry pop-ups.
- 5** CLEAR ENTRY Key. Returns integer and decimal values to the original value and other bases to all don't cares, alpha entries to all blanks, and the editing cursor to its original position in the field.
- 6** NUMERIC (HEX) ENTRY Keys. Allow you to enter or edit values in numeric fields. They can also be used in the alpha entry pop-up menus to enter alphanumeric symbols.
- 7** CHS (change sign). Allows you to change the sign (\pm) of numeric variables.
- 8** ROLL Keys. Redefine the function of the KNOB.
 - ◀ ROLL key - allows you to roll displayed fields or data left or right in displays with fields or data off screen to the left or right
 - ▲ ROLL key - allows you to roll displayed fields or data up or down in displays with fields or data off screen up or down
- 9** KNOB. Allows you to move the cursor from menu field to menu field unless it has been re-assigned to a roll or an increment/decrement function.
- 10** SELECT Key. Causes the field (box) under the cursor to pop up when several options or values are possible, to toggle between two options, to select the value/choice under the cursor and to close the pop-up menu when the cursor is on DONE.
- 11** Disc Drive. A 3.5-inch, double-sided, double density drive. Besides loading the operating system, it allows you to store and load logic analyzer configurations and inverse assembler files.
- 12** Disc Eject Button. Press this button to eject a flexible disc from the disc drive.
- 13** Indicator Light. Illuminated when the disc drive is operating. Wait until this light is out before removing or inserting flexible discs.

Rear-Panel Controls




Figure 2-2. HP 1650A/51A Rear Panel

- 1 Line Power Module. Permits selection of 110-120 or 220-240 Vac and contains the fuses for each of these voltage ranges. The On/Off switch is also part of the module.
- 2 External trigger BNCs. Provide arm out and arm in connections
- 3 Intensity control. Allows you to set the display intensity to a comfortable level.
- 4 Pod cable connectors. Keyed connectors for connecting the pod cables.

Note

The HP 1651A rear panel has connectors for pods 1 and 2 only.

- 5 RS-232C interface connector. Standard DB-25 type connector for connecting an RS-232C printer or controller.
- 6 Fan

Front and Rear Panel Controls

3

Using the Front-Panel User Interface

Introduction

This chapter gives you an overview of how to use the front-panel user interface.

The front-panel user interface consists of front-panel keys, the KNOB, and display. The interface allows you to configure the logic analyzer and each analyzer (machine) within the logic analyzer. It also displays acquired data and measurement results.

Using the front-panel user interface is a basic process of:

- selecting the desired menu with the menu keys
- placing the cursor on the desired field within the menu by rotating the KNOB
- displaying the field options or current data by pressing the SELECT key
- selecting the desired option by rotating the KNOB or entering new data by using the KNOB or the keypad
- starting and stopping data acquisition by using the RUN and STOP keys

Front-Panel Controls

In order to apply the user interface quickly, you should know what the front-panel controls do.

- Menu Keys** The menu keys allow you to select the main menus in the logic analyzer. These keys are FORMAT, TRACE, DISPLAY, and I/O. The Format, Trace, and Display key will display the menus of either analyzer (machine) 1 or 2 respectively depending on what menu was last displayed or what you did in the System Configuration menu.
- Format Menu Key** The FORMAT menu key allows you to access either the TIMING FORMAT or the STATE FORMAT SPECIFICATION menus. You exit the FORMAT SPECIFICATION menu by pressing another menu key or by returning to the System Configuration menu from this menu.
- Trace Menu Key** The TRACE menu key allows you to access either the TIMING TRACE or the STATE TRACE SPECIFICATION menus. You exit the TRACE SPECIFICATION menu by pressing another menu key or by returning to the System Configuration menu from this menu.
- Display Menu Key** The DISPLAY menu key allows you to access either the timing waveforms display or the state listing display. You exit the TIMING WAVEFORMS or STATE LISTING menu by pressing another menu key or by returning to the System Configuration menu from this menu.
- I/O Menu Key** The I/O menu key allows you to access the I/O menu. You can access the I/O menu from any other menu in either analyzer (timing or state) and at any time. Pressing the I/O menu key causes the I/O menu to pop up over the current menu on the display
- The Cursor** The cursor (inverse video) highlights interactive fields within the menus that you want to use. Interactive fields are enclosed in boxes in each menu. When you rotate the KNOB, the cursor moves from one field to another.
- The Knob** The KNOB has four major functions depending on what menu or pop-up menu you are in. The KNOB allows you to:
- move the cursor from field to field within the System Configuration and main menus
 - roll the display left or right and up or down
 - position the cursor on options within pop-up menus
 - increment/decrement numeric values in numeric pop-up menus

The Select Key The SELECT key allows you to open pop-up menus, choose options in them, cancel selections, and close pop-up menus. When the cursor is in a main menu (i.e. Format Specification) pressing the SELECT key either opens a pop-up, or toggles options (when there are only two options possible) in that field.

When a pop-up menu appears, the cursor will be on the current option. You use the KNOB to move the cursor to your desired option. Pressing the SELECT key tells the logic analyzer this is the option you want. This either automatically selects the option and closes the pop-up, opens another pop-up, or changes options. If the pop-up doesn't automatically close, it will contain the Done field. In this case you close the pop-up by placing the cursor on Done and pressing SELECT.

The Roll Keys When part of the data display is off screen, the ROLL keys define which way the KNOB will move the displayed data. These keys and the KNOB roll displayed data up/down or left/right so you can view off-screen data

The Run Key The RUN key allows you to initiate a data acquisition and display cycle. An analyzer (state or timing) is automatically forced into its display menu when a run is initiated. The trace mode you select (in the Trace Specification menu) determines whether a single or multiple (repetitive) run occurs.

The Stop key The STOP key allows you to stop data acquisition or printing. A single press always stops the data acquisition. The data displayed on screen depends on which acquisition mode (single or repetitive) was used to acquire the data. In the repetitive mode, STOP causes the old display to remain unchanged as long as the old data is not corrupt. In single mode, STOP causes any new data to be displayed. If printing a hardcopy, the STOP key stops the print.

The Hex(decimal) Keypad The HEX keypad allows you to enter numeric values in numeric entry fields. You enter values in the number base selected for the field. The bases are:

- Binary
- Octal
- Decimal
- Hexadecimal

The A through F keys are used for both hexadecimal and alpha character entries.

The CHS Key The CHS (change sign) key allows you to change the sign of decimal integers

The Clear Entry Key The CLEAR ENTRY key allows you to:

- return decimal values to the previous value in the decimal menu fields
- return values to don't cares in menu fields with number bases other than decimal
- clear Alpha Entry menus
- move the underscore marker or cursor to its original position in the menu fields

The Don't Care Key The DON'T CARE key allows you to enter don't cares in binary, octal, and hexadecimal pattern specification fields. In Alpha Entry fields, this key enters a space and moves the underscore marker to the next space.

How to Select Menu

You select the main menus by pressing the appropriate menu key. The menu keys are:

- FORMAT
- TRACE
- DISPLAY
- I/O

When the menu is displayed, you can access fields within the menus

The FORMAT, TRACE, and DISPLAY menu keys provide access to their respective menus. If more than one analyzer (machine) is on, you see the selected menu of either analyzer 1 or analyzer 2 depending on what analyzer menu was last displayed or what you did in the System Configuration menu. To switch from one of these menus to another menu within the same analyzer (machine) press the desired menu key. If more than one analyzer is on, you can switch between analyzers in any of these main menus except the I/O menu.

The I/O menu differs from the other three main menus in that it is a pop-up menu that appears on top of the currently displayed menu when you press the I/O key.

How to Switch between Analyzers

You can switch between analyzers in any main menu except the I/O menu. To switch between analyzers, place the cursor on the field in the upper left corner of the FORMAT, TRACE, or DISPLAY (timing or state) menu and press select. A pop-up menu appears with the options:

- System
- MACHINE 1 (or your analyzer name)
- MACHINE 2 (or your analyzer name)
- Mixed Mode (if both machines are on)

Place the cursor on the opposite analyzer (machine) and press SELECT. The logic analyzer will display the same menu type (i.e., format, trace, etc.) in the other machine. For example, if you were in the TRACE menu of machine 1, you will now see the TRACE menu of machine 2.

Returning to the System Configuration Menu

You can return to the System Configuration menu directly from the FORMAT, TRACE, or DISPLAY menus. To return to the System Configuration menu, place the cursor on the field in the upper left corner of any of these menus and press select. A pop-up menu appears with the options:

- System
- MACHINE 1 (or your analyzer name)
- MACHINE 2 (or your analyzer name)
- Mixed Mode (if both machines are on)

Place the cursor on System and press SELECT. The System Configuration menu will now be displayed.

How to Select Fields

You select fields within the main menus by placing the cursor on the desired field and pressing SELECT. Depending on what type of field you select, you will either see a pop-up menu or a new option in fields that toggle.

Pop-up Menu

The pop-up menu is the most common type of menu you see when you select a field. When a pop-up appears you see a list of two or more options from which you select an option or options. Two pop-up menu types are described in *How to Select Options* in this chapter.

How to Close Pop-up Menus

Pop-up menus without the Done option automatically close when you place the cursor on an option and press **SELECT**. After closing, the logic analyzer places your choice in the main menu field from which you opened the pop-up.

Pop-up menus that contain the Done option don't automatically close when you make your selection. To close the pop-up, you place the cursor on the Done option and press **SELECT**.

These two pop-up menu types are described in *How to Select Options* in this chapter.

How to Select Options

How to select options depends on what type of pop-up menu appears when you press select. When the pop-up appears, you will see a list of options. You select the option you want by placing the cursor on it and pressing **SELECT**. In most cases the pop-up menu closes and your desired option is now displayed in the field in the main menu.

There are also pop-up menus where each option within the pop-up menu has more than one option available. In these cases, when you place the cursor on one of the options and press select, another pop-up will appear.

An example of one of these is the clock field in the State Format Specification menu. When you select the clock field in this menu it will pop-up and show you all five clocks (J, K, L, M, and N) for an HP 1650A or both clocks (J and K) for an HP 1651A.




Figure 3-1. State Clock Pop-up Menu

When you place the cursor on one of the clocks and press SELECT, another pop-up appears, showing you the choices of clock specifications available.




Figure 3-2. State Clock pop-up w/K pop-up open

When you choose one of these and press select this pop-up will close, however, the original clock pop-up still remains open. When you are finished specifying the choices for the clocks, you close the original pop-up menu by placing the cursor on Done and pressing SELECT.

Toggle Fields

Some fields will toggle between two options (i.e., off and on). When you place the cursor on one of these fields and press SELECT, the displayed option toggles to the other choice and no additional pop-up appears.

How to Enter Numeric Data

There are a number of pop-up menus in which you enter numeric data. The two major types are:

- Numeric entry with fixed units (i.e. volts)
- Numeric entry with variable units (i.e. ms, μ s, etc.)

An example of a numeric entry menu in which you only enter the value with fixed units is the pod threshold pop-up menu.

You can set the pod thresholds to either of the preset thresholds (TTL or ECL) or to a specific voltage from - 9.9 V to + 9.9 V.

To set pod thresholds to a specific voltage, place the cursor in the threshold portion of the pod field (TTL, ECL, or User-defined) of any pod and press SELECT.




Figure 3-3 Pod Threshold

Select the User-defined option and another pop-up appears for you to specify the pod threshold voltage.




Figure 3-4. User-Defined Pop-up

You can select your desired threshold by rotating the KNOB until your desired threshold voltage is displayed. Rotating the KNOB increments or decrements the value in small steps. Or you can change the value with the keypad. It allows you to make large value changes quickly. Entering the new value from the keypad replaces the previous value.

If you want a negative voltage for the threshold, press the CHS (change sign) key on the front panel. The minus (-) sign will appear in the pop-up.

Notice, the cursor stays in the upper right corner of the pop-up over Done. When you press SELECT, the pop-up will close and your new threshold will be placed in the Pod field.

In another type of numeric entry pop-up menu you must specify the units as well as the numeric value. The pattern duration specification in the TIMING TRACE SPECIFICATION menu is an example. When you place the cursor on the value in the present for > _____ field and press SELECT, you will see the following pop-up:




Figure 3-5. Numeric Entry Pop-up

You enter a new value from the keypad. When you have entered your desired value, you can change the units (i.e., ns, μ s, ms, s) by rotating the KNOB.

Once you select the new value and the units, close the pop-up by pressing SELECT. The new value and the units will be displayed in the present for > _____ field.

In all numeric entry fields except the pod threshold field, you can open the pop-up without pressing SELECT. To open the pop-up without pressing SELECT, place the cursor on the field and press any number that particular field accepts. The pop-up will appear with the new number in the pop-up.

Note

You must remember that any time the cursor is on one of the numeric entry fields and you unintentionally press a key that the field accepts, the pop-up will appear and the number you pressed will replace your current value. To close the pop-up and return the original value, press the CLEAR ENTRY key.

How to Enter Alpha Data

You can customize your analyzer configuration by giving names to several items.

The items that can be named are:

- The name of each analyzer
- Labels
- Symbols
- Filenames
- File descriptions

For example, you can give each analyzer a name that is representative of your measurement. The default names for the analyzers within the logic analyzer are MACHINE 1 and MACHINE 2. To rename an analyzer, place the cursor on the name you wish to change in the System Configuration menu and press SELECT. You will see the Alpha Entry pop-up menu:




Figure 3-6. Alpha Entry Pop-up

The top two lines enclosed in boxes in the pop-up contain the complete alphanumeric set you use for names in these types of fields. The bottom line (enclosed in brackets) contains the name that existed when you opened the Alpha Entry pop-up. To enter alpha characters in the brackets (where the default or old name appears), position the cursor on the desired character and press **SELECT**. The new character will be placed in the brackets where the underscore marker is located. If you want to place a new character in the brackets at a location not marked by the underscore marker, move the underscore marker to where you want the new character to be placed. Moving the underscore marker is explained in "Changing Alpha Entries."

Note

You can also make direct keypad entries. Your selection will be placed where the underscore marker is in the box.

Changing Alpha Entries

To make changes or corrections in the Alpha Entry field, position the underscore marker under the character you want to change.

To move the underscore marker to the left, place the cursor over the left arrow and press **SELECT** once for each backspace.

To move the underscore marker to the right, you either place the cursor on a desired character and press SELECT, or place it on the right arrow and press SELECT.

You can also use the ROLL keys and the KNOB to move the underscore marker. To use this alternate method press the left/right ROLL key and rotate the KNOB until the underscore marker is under the desired character. To return the KNOB to controlling the cursor's movement, press the left/right ROLL key again or press SELECT.

If you want to erase the entire entry and place the underscore marker at the beginning of the name box, press the CLEAR ENTRY key on the front panel.


If you want to replace a character with a space, place the underscore marker under that character and press the DONT CARE key on the front panel.

How to Roll Data

To roll data, you press either the left/right or up/down ROLL keys and rotate the KNOB. The roll function is only available when there is more data in the menu than can fit on screen. If there is off-screen data, pressing the ROLL keys causes an indicator to appear in the upper left corner of the display and activates the roll function of the KNOB. If there is no off-screen data, the indicator will not appear.



Up/Down



Left/Right

MSD/AL/02

Figure 3-7. Roll Function Keys

One example of a menu with off-screen data is the STATE LISTING menu. The state listing can contain up to 1024 lines, however, the display is only capable of showing you 16 lines at a time. To roll the off-screen data, press the up/down ROLL key and then rotate the KNOB to view the off-screen data.

68000STATE - STATE LISTING		
Markers <input type="text" value="DFF"/>		
Label	ADDR	DATA
Base	Hex	Hex
-0007	0088C4	4E75
-0006	0088C6	61E5
-0005	0004F0	0000
-0004	0004F2	88C8
-0003	0089CE	802C
-0002	0088EA	00FF
-0001	0088CC	6730
+0000	000000	0000
+0001	000002	04FC
+0002	000004	0000
+0003	000006	8048
+0004	008048	2E7C
+0005	00804A	0000
+0006	00804C	04FC
+0007	00804E	6108
+0008	008050	6100

Figure 3-8. Typical State Listing Menu

Assignment/ Specification Menus

There are a number of pop-up menus in which you assign or specify what you want the logic analyzer to do. The basic menus of this type consist of:

- Assigning pod bits to labels
- Specifying patterns
- Specifying edges

Assigning Pod Bits to Labels

The bit assignment fields in both state and timing analyzers work identically. The convention for bit assignment is:

- * (asterisk) indicates assigned bits
- . (period) indicates un-assigned bits

An example of assigning bits is in either the TIMING or STATE FORMAT SPECIFICATION menu.

Note

If you don't see any bit assignment fields, it merely means you don't have any pods assigned to this analyzer. Either switch analyzers or assign a pod to the analyzer you are working with.

To assign bits in these menus, place the cursor on one of the bit assignment fields and press SELECT. You will see the following pop-up menu




Figure 3-9. Bit Assignment Pop-up

Place the cursor on the left-most asterisk or period in the pop-up that you want to change and press SELECT. The bit assignment will toggle to the opposite state of what it was when the pop-up opened and move the cursor one bit to the right. Holding the SELECT key repeats bit assignment. You close the pop-up by placing the cursor on Done and pressing SELECT.

Specifying Patterns

The Specify Patterns fields appear in several menus in both the timing and state analyzers. Patterns can be specified in one of the available number bases, except ASCII.

The convention for "don't cares" in these menus is an "X" except in the decimal base. If the base is set to decimal after a "don't care" is specified, a \$ will be displayed.

An example of a Specify Patterns field is the Find Pattern _____ field in the TIMING TRACE SPECIFICATION menu.

When you place the cursor on the Find Pattern _____ field and press SELECT, you will see the following pop-up menu:



Figure 3-10. Find Pattern _____ field Pop-up

When the pop-up is open, you enter your desired pattern from the keypad (including don't cares). When you finish entering your pattern, close the pop-up by pressing SELECT.

Specifying Edges

You can select positive-going (↑), negative-going (↓), or either edge (↕) as part of your trigger specification. You specify edges in the TIMING TRACE SPECIFICATION menu by placing the cursor on the Then find Edge . . field under the desired label and pressing SELECT. You will see the following menu:




Figure 3-11. Edge Pop-up

You will notice a number of periods in the pop-up menu. Each period represents an unassigned bit for each bit assigned to the label. Don't be alarmed if you see a different number of unassigned bits, it merely means the number of bits in your label is different than the number in the label for this example.

To select a desired edge, place the cursor on your desired bit position in the pop-up and press SELECT until you see the desired edge, or unassign (.) the bit. Pressing SELECT changes the bit sequentially from (.) to ↓ to ↑ to ↕ and back to (.).

When you finish your edge specification, place the cursor on Done and press SELECT. This closes the pop-up and places your edge specification in the menu field.

Note

When you close the pop-up after specifying edges, you will see dollar signs (\$ \$. .) in the Then find Edge field if the logic analyzer can't display the edges correctly. This indicates the logic analyzer can't display the data correctly in the number base you have selected

4

Using the Menus

Introduction

This chapter gives you an overview on how to use the menus to configure the logic analyzer. It also includes menu maps that show you how to move from menu to menu and machine (analyzer) to machine (analyzer).

The fields in each menu are described in detail in chapters 5 and 6 of this manual.

The main menus of the logic analyzer are grouped into two categories: System Level menus and Subsystem Level menus. The System level menus are:

- System Configuration menu
- I/O menu

The Subsystem Level menus are:

- Format (timing and state)
- Trace (timing and state)
- Timing Waveforms
- State Listing


Menu Maps

There are two menu maps that show you how to move around the logic analyzer. The menu map in figure 4-2 includes the System Configuration menu (System Level) and the Format, Trace, and Display menus (Subsystem Level) for both machines. The menu map in figure 4-3 is the I/O menu map.

System/Subsystem Menu Map

In figure 4-2, movement from the System Configuration menu to machine 1 or 2 is in the vertical axis of the map. To move from the System Configuration menu to either machine you press one of the menu keys (Format, Trace, or Display). Once you are in either machine, pressing the menu keys moves you around in that machine (horizontal axis in the menu map).

To move from one machine to the other or back to the System Configuration menu, you use the field in the upper left corner of all the Subsystem Level menus. This field displays the name of the analyzer you are currently in. When you select this field a pop-up appears with the options for changing machines or returning to the System Configuration menu (see figure 4-1). This field is shown in the menu map to indicate when it is used.

A vertical list of four menu items, each enclosed in a rectangular box. The items are: 'System', 'MACHINE 1', 'MACHINE 2', and 'Mixed Mode'.

System
MACHINE 1
MACHINE 2
Mixed Mode

Figure 4-1 Machine Selection Pop-up




Figure 4-2. System/Subsystem Menu Map

I/O Menu Map The I/O menu is accessed from any menu of either machine by pressing the I/O key. The I/O menu is a pop-up that appears on top of the menu that was displayed when you pressed the I/O key. You choose the I/O option by positioning the cursor on the I/O option and pressing SELECT.




Figure 4-3. I/O Menu Map

5

Menus

Introduction

This chapter describes all the system, I/O, analyzer (state and timing), and pop-up menus that you will use on your logic analyzer. The purpose and functions of each menu are explained in detail, and we have included many illustrations and examples to make the explanations clearer.

The main menus of the logic analyzer are grouped into two categories: System Level menus and Subsystem Level menus. The System Level menus are:

- System Configuration menu
- I/O menu

The Subsystem Level menus are:

- Format (timing and state)
- Trace (timing and state)
- Timing Waveforms
- State Listing

An illustration of each main menu is given at the beginning of the section that describes the menu. In the illustration, the fields are numbered according to the order in which they are discussed to make them easy to reference.

System Level Menus

When the logic analyzer is turned on and the operating system has loaded, the **System Configuration** menu is displayed. It is in this menu that you configure your logic analyzer in one of four ways: timing analyzer only, state analyzer only, two state analyzers, or one timing analyzer and one state analyzer. You can also name each internal analyzer and assign pods to them.

The I/O menu allows you to perform I/O tasks with your logic analyzer. The tasks you can do with this menu are:

- Print screens
- Perform disc operations
- Configure the RS-232-C Interface
- Enable the analyzer to perform external triggering
- Run self tests on the analyzer

These menus and their functions are described in the following pages.

System Configuration Menu

The System Configuration menu for the HP 1650A Logic Analyzer is shown below. The menu for the HP 1651A is similar except that there are only two pods, with Pod 2 assigned to Analyzer 2. The fields in the menu that are numbered in the figure are described in this section.




Figure 5-1. System Configuration Menu for HP 1650A Logic Analyzer

- ① **Name** You name an analyzer by selecting the **Name** field under it. An Alpha Entry pop-up menu will open. The pop-up contains a row of alpha characters, a row of numeric characters, two arrows, and a box at the bottom of the menu in which the name appears. In the name box is an underscore marker. This marker indicates in what space your next selection will be placed.




Figure 5-2. Alpha Entry Pop-up Menu

You can name the analyzer in one of two ways. The first way is to position the cursor over the desired character in the pop-up using the KNOB, then press SELECT. The character appears in the name box.

The second method is to use the keypad on the front panel. With this keypad you can enter the letters A through F and the numbers 0 through 9 instead of using the characters in the pop-up.

The arrows in the pop-up move the underscore marker forward or backward. To move the marker forward, position the cursor over the right-pointing arrow and press SELECT. To backspace the marker, position the cursor over the left-pointing arrow and press SELECT.




Figure 5-3. Alpha Entry Pop-up Menu

You can also move the underscore marker with the ROLL keys and the KNOB. Pressing the left/right ROLL key activates the marker. Rotating the KNOB places the marker under the desired character.

You can replace a character with a space in one of two ways. Position the cursor over the space in the pop-up and press SELECT, or press the DON'T CARE key on the front panel.

If you want to erase the entire entry and place the underscore marker at the beginning of the name box, press the CLEAR ENTRY key on the front panel.

When you have entered the correct name, position the cursor over Done and press SELECT.

- ② **Type** The **Type** field defines the machine as either a state analyzer or a timing analyzer or indicates that a system performance analysis (SPA) can be done by that analyzer (optional). When this field is selected, a pop-up selector menu appears. You choose the machine type by using the KNOB to move the cursor within the menu to the desired selection and pressing SELECT.




Figure 5-4. Type Pop-up Menu

- ③ **Autoscale** The purpose of **Autoscale** is to provide a starting point for setting up a measurement. The **Autoscale** field only appears on a timing analyzer. When you select **Autoscale**, you will see a pop-up with two options: **Cancel** and **Continue**. If you select **Cancel**, the autoscale is cancelled and control is returned to the **System Configuration** menu.




Figure 5-5. Auto-scale Pop-up Menu

If you choose **Continue**, autoscale configures the **Timing Format**, **Trace Specification**, and the **Timing Waveforms** menus. Any previous configuration that you have done will be lost. Autoscale searches for channels with activity on the pods assigned to the timing analyzer and displays them in the **Waveforms** menu.

Note

*Choosing **Autoscale** erases all previous configurations for your timing analyzer and turns the other analyzer off if it was on. If you don't want this to happen, select **Cancel** in the pop-up.*

- ④ **Pods** Each pod can be assigned to one of the analyzers. When the HP 1650A Logic Analyzer is powered up, Pod 1 is assigned to Analyzer 1 and Pod 5 is assigned to Analyzer 2. When the HP 1651A is powered up, Pod 1 is assigned to Analyzer 1 and Pod 2 is assigned to Analyzer 2.

To assign a pod, position the cursor on one of the pod fields and press **SELECT**. With the pop-up that appears, you can assign the pod to **Analyzer 1**, **Analyzer 2**, or **Unassign** it. Pressing the **SELECT** key closes the pop-up.





Figure 5-6 Pod Assignment Pop-up Menu

I/O Menu

You can access the I/O menu from any other menu in the system by pressing the I/O key on the front panel. The I/O menu looks similar to that shown below. It lists seven options. Use the KNOB to roll the cursor through the menu. When the cursor is positioned over the option you desire, press SELECT.



To exit the I/O menu, position the cursor over the Done option and press SELECT. This returns you to the menu you were in before you pressed the I/O key. The other six options will be covered in detail in the remainder of this section.

- ① **Print Screen** When you select the **Print Screen** option, the information on the screen is frozen and the message "PRINT in progress" appears at the top of the display. This message will not print. Only the STOP key is operational while data is being transferred to the printer. If you wish to stop a printout before it is completed, press the STOP key.
- ② **Print All** The **Print All** option prints not only what is displayed on screen but what is below, and, in the Format Specification, what is to the right of the screen at the time you initiate the printout.

Note

*Make sure the first line you wish to print is on screen when you select **Print All**. Lines above screen will not print.*

Use this option when you want to print all the data in menus like.

- **Timing Format Specification**
- **State Format Specification**
- **State Trace Specification**
- **State Listing**
- **Disc Directory**
- **Symbols**

If there is information below the screen, the information will be printed on multiple pages. In Timing and State Format Specifications, the print will be compressed when necessary to print data that is off-screen to the right.

When you select the **Print All** option, the information on the screen is frozen, and the message "PRINT in progress" appears at the top of the display. This message will not print. If you wish to stop the printout before it is completed, press the STOP key on the front panel.

③ **Disc Operations** The **Disc Operations** option allows you to perform operations on your disc and with the files on your disc. For example, you can load a file from your disc, store a file to your disc, or format a disc. The following pages describe the disc operations. For additional information on the disc operations, refer to Chapter 10, "Disc Drive Operations."

When you select **Disc Operations**, a new menu pops up. This menu is divided in two sections separated by a horizontal line. The top section displays the disc operation that is to be performed and the file or files that will be affected. The bottom section displays the files on the disc in alphabetical order. It also states the type of the file and a description, if one was specified at storage. If no disc is in the disc drive or if the disc is not a supported format, the appropriate message will be displayed.




Figure 5-7. Disc Operations Menu

Halfway down the bottom display are arrows at each side of the screen. These arrows tell you which file is to be operated on. To roll through the list of files, press the up/down ROLL key and rotate the KNOB. The file that is between the arrows in boldface type also appears in the FILE field in the top section of the display.

The top section of the menu contains different types of fields. Pressing the **Done** field exits the **Disc Operations** menu and the **I/O menu**, returning you to the menu you were in before you pressed the I/O key. The field on the left-most side of the display is the operations field. It tells you which disc operation is to be performed. Next to that will usually be one or two file fields that tell you which file or files are to be acted upon. For several operations another field will appear in the top section.

The **Execute** field executes the disc operation appearing in the operations field. For non-destructive operations, when **Execute** is selected the operation is immediately performed. For destructive operations a pop-up appears with two options: **Cancel** and **Continue**. **Cancel** lets you change your mind before the action is taken, preventing any data from being lost mistakenly. **Continue** executes the operation.

If you select the operations field, you will see a pop-up menu with nine options for disc operations, as shown. Each operation will now be discussed in detail.




Figure 5-8. Disc Operations Pop-up Menu

Load. The **Load** operation allows you to load configuration files (including symbol tables), and inverse assemblers from a disc. Executing a **Load** operation loads the logic analyzer with the file whose name appears in the file field in the top section of the **Disc Operations** menu. Loading symbols or inverse assemblers replaces those that are linked to the current configuration.

When a **Load** operation is executed, a message "Loading file from disc" appears at the top of the display. After the file has been loaded, this message is replaced by "Load operation complete."




Figure 5-9. Load Operation

Store. The **Store** operation allows you to store all the set-up information, data and inverse assembler links for the analyzer in a configuration file. You cannot store information for only one of the internal analyzers. The information and data present in the logic analyzer at the time the **Store** is initiated is stored on the disc.

When you select **Store** from the operations pop-up menu, the top section of the **Disc Operations** menu looks similar to that shown in figure 5.10. In addition to the operations and file fields, there is a **File description** field. You can write an optional description of the file you are storing in this field. A file description is not necessary but may help identify a file in the future.

When you name the file that you are storing, you must begin the file name with a letter. The name can contain up to ten characters. It can be any combination of letters and numbers, but it cannot contain any spaces.

Entering a file description is similar to naming a file with three exceptions: you can enter up to 32 characters, start the description with a number, and enter spaces.

When you **Execute** the **Store** operation, the message "Storing configuration to disc" appears at the top of the display. After the file has been stored, the message is replaced with "Store operation complete" and the file name appears in the bottom section of the **Disc Operations** menu with its file type and a description, if you gave it one.



Figure 5-10. Store Operation

Autoload. The Autoload operation allows a specified configuration file to be loaded at power up. When you select **Autoload**, the top section of the **Disc Operations** menu looks similar to that shown below. A field appears next to the operation field. When you select this field, a pop-up menu appears with the choices **Enable** and **Disable**. **Enable** causes the specified file to be automatically loaded at power up. **Disable** prevents any file from being loaded at power up.




Figure 5-11. Autoload Operation

The file name in the file field can be changed with one of two methods. One method is to press the up/down ROLL key and rotate the KNOB to scroll through the list of files until the name of the desired file appears in the file field. The other method is to select the file field and use the Alpha Entry pop-up menu and the front panel MENU keypad to enter the name.

Below the operations and file fields are two information lines. The first line indicates the status of autoload (**Enable** or **Disable**), and the second line tells you which file, if any, is enabled for autoload. When you select either **Enable** or **Disable** the autoload status of a file will not change until you select **Execute**.

When you select **Execute**, after selecting **Enable**, the file whose name appears in the file field is selected for autoloading. The autoload status line will say **Enable**, and the autoload file line will state the name of the file. Also, a file labeled **AUTOLOAD** is added to the bottom section of the display. This file is not a configuration file. It contains information the logic analyzer needs to load the chosen file at power up. If you disable autoloading, the file labeled **AUTOLOAD** does not disappear. You must **Purge** it to erase it from your disc. The Purge disc operation is covered later in this chapter.

If **Autoload** is disabled, the logic analyzer will load the default configuration at power up.

Copy. The **Copy** operation allows you to copy a file to the same disc or to another disc. When you select **Copy**, the top section of the **Disc Operations** menu will look similar to that below.




Figure 5-12. Copy Operation

Notice that there are two file fields. You can specify the file you are copying from and the file you are copying to. When you select either file field, you will get an Alpha Entry pop-up menu. You can use this menu and the MENU keypad on the front panel to enter the name of the file. For the file that you are copying from, it is usually easier to use the up/down ROLL key and the KNOB to select one of the files on the disc rather than to use the Alpha Entry menu.

When you select **Execute** you will see a pop-up that tells you to insert the disc onto which you want to copy the file. There are also two fields in the pop-up. One is labeled **Continue**. You select **Continue** after you have inserted the disc and are ready to copy the file. The other field is labeled **Stop**. Selecting the **Stop** field halts the copy and returns you to the **Disc Operations** menu.

If you insert the destination disc and select **Continue**, the file will be copied. If the file is long, you might have to swap the source and destination discs again. The logic analyzer tells you if you need to reinsert the source disc to continue copying the file. You can also copy to the same disc, making the source and destination disc the same.

Duplicate Disc. The **Duplicate Disc** operation allows you to duplicate all the files on one disc to another. When you select this option, only the operations field appears in the top section of the **Disc Operations** menu. The disc is automatically formatted in this operation.



Figure 5-13. Duplicate Disc Operation

When you select **Execute**, you will see a pop-up with a message telling you what occurs when a disc is duplicated. The pop-up also contains two fields: **Cancel** and **Continue**. **Cancel** stops the duplicating process and returns you to the **Disc Operations** menu. **Continue** executes the operation. If you select **Continue**, the display goes blank except for the message "Insert source disc — hit select when ready." Insert the disc you want to duplicate and press **SELECT**. After the logic analyzer reads the disc, it displays the message "Insert destination disc — hit select when ready." Insert the disc to which you want to copy and press **SELECT**. The analyzer will tell you that it's writing to the disc.




Figure 5-14. Duplicate Disc Pop-up Menu

The process of duplicating a disc is an iterative one; i.e., more than one swapping of discs may be necessary before all files are transferred. If this is the case the logic analyzer will repeat the message telling you to insert the source disc. Insert the source disc and press **SELECT**. The analyzer remembers where it stopped duplicating the first time and starts reading from that location. When the analyzer is ready, insert the destination disc and press **SELECT**. You will never have to swap discs more than three times.

After the duplication process is complete, the logic analyzer displays a message telling you what to do next. If you want to copy another disc, press the **FORMAT** key on the front panel. The analyzer will repeat its message to insert the source disc. If you do not want to copy any more discs, insert the system disc and press the **SELECT** key. This reboots the system.

Note

Duplicating a disc destroys any existing configurations and data on the destination disc. Make sure that the disc to which you are duplicating is the correct disc.

Pack Disc. The **Pack Disc** operation reorganizes the files on the disc, making room for more. When a file is purged, it is not removed from the disc even though it doesn't appear in the **Disc Operations** menu. Packing a disc moves files up, creating space at the bottom of the disc memory.

When you select **Pack Disc**, the top section of the **Disc Operations** menu looks similar to that shown below. Selecting **Execute** starts the process. After the packing is completed, the message "Disc packing complete" appears at the top of the screen.



Figure 5-15. Pack Disc Operation

Rename. The **Rename** operation lets you rename a file. When you select this option, the display will look similar to that shown below.

You will see a file field that tells you what the old name of the file is, and a file field that tells you what the new name will be. If you select either one of the file fields, an Alpha Entry pop-up menu appears. You can use this menu and the MENU keypad on the front panel to enter the name of the file. For the field with the old file name, it is usually easier to use the up/down ROLL key and the KNOB to select the desired file rather than to use the Alpha Entry pop-up menu.

To start the rename operation, select **Execute**. The file will be renamed and relocated alphabetically in the file list in the bottom section of the **Disc Operations** menu.

If you try to rename a file with a name that already exists, a message will tell you that a file already exists with that name, and the file will not be renamed.



Figure 5-16. Rename Operation

Purge. The **Purge** operation allows you to delete a file from a disc. When you select this option, the display will look similar to that shown below.

The file field contains the name of the file to be purged. You can change the file in this field either by positioning the cursor on the field and selecting it to access an Alpha Entry pop-up menu, or by using the up/down ROLL key and the KNOB to move among the files.

When you select **Execute** you will see a pop-up with the choices **Cancel** and **Continue**. **Cancel** lets you stop the **Purge** operation and returns you to the **Disc Operations** menu. **Continue** purges the file whose name appears in the file field.

Note

A purged file cannot be recovered. Make sure the file that is being purged is the correct one.



Figure 5-17. Purge Operation

Format Disc. The **Format Disc** operation formats a disc, purging all previous files on the disc. When you select this option, the display will look similar to that shown in figure 5-18.

Selecting **Execute** gives you a pop-up with the choices **Cancel** and **Continue**. **Cancel** stops the format operation and returns you to the **Disc Operation** menu. If you select **Continue**, the disc will be formatted. The message "Disc format in progress" will appear at the top of the screen. When the formatting is complete, all the files will be deleted.

Note

Formatting a disc purges all the files on the disc. Make sure the disc is the correct one to be formatted because purged files cannot be recovered.



Figure 5-18. Format Disc Operation

④ RS-232-C Configuration

The **RS-232-C Configuration** option in the I/O menu enables you to configure the logic analyzer for sending configurations, waveforms and listings to a printer or controller.

The logic analyzers will print to the Hewlett-Packard ThinkJet, QuietJet and LaserJet series printers, and to Epson compatible RS-232C printers with graphic capabilities. The RS-232C interface on the analyzers is already set up for the Hewlett-Packard printers with the exception of the printer type and paper width. If you have a non-HP printer, refer to your printer manual for its interface requirements and change the logic analyzer's interface configuration as instructed.

When you place the cursor on the **RS-232-C Configuration** option and press SELECT, you will see the following menu.

Figure 5-19. RS-232-C Configuration Menu

This is the default configuration for the RS-232C interface. Each of the fields in the menu lets you change an attribute of the interface. The **Done** field returns you to the menu you were in before you pressed the **I/O** key. The interface attributes and their menus are discussed in the following pages.

Protocol. When you select the **Protocol** attribute, you will see a pop-up menu with the choices **None** and **XON/XOFF**. If you have a Hewlett-Packard printer, this should be set to **XON/XOFF**, which is also the default.

None
XON/XOFF

Figure 5-20. Protocol Pop-up Menu

Data Bits. If you select the **Data Bits** attribute field, you will see a pop-up with which you can choose 7 or 8 bits. The default is 8 for the Hewlett-Packard printers.

7
8

Figure 5-21. Data Bits Pop-up Menu

Stop Bits. With the **Stop Bits** attribute field you can specify 1, 1 1/2, or 2 stop bits per character. The default is 1 for the Hewlett-Packard printers.

1
1 1/2
2

Figure 5-22. Stop Bits Pop-up Menu

Parity. The **Parity** attribute field allows you to set the parity of the logic analyzer to match the parity of your printer. When you select this field, you will see a pop-up with three choices: **None**, **Odd** and **Even**. The default setting is **None**.

None
Odd
Even

Figure 5-23. Parity Pop-up Menu

Baud Rate. When you select the **Baud Rate** attribute field, you will see a pop-up with eight choices for the baud rate: **110, 300, 600, 1200, 2400, 4800, 9600** and **19,200**. Choose the baud rate that matches your printer. The default for the Hewlett-Packard printers is **9600**.

110
300
600
1200
2400
4800
9600
19200

Figure 5-24 Baud Rate Pop-up Menu

Printer. You can specify which printer you are using by selecting the **Printer** attribute field and choosing one of the options in the pop-up. The options are **ThinkJet, QuietJet, LaserJet, and Alternate**. **Alternate** allows you to use an Epson compatible printer. The default printer option is **ThinkJet**.

ThinkJet
QuietJet
LaserJet
Alternate

Figure 5-25. Printer Pop-up Menu

Paper Width. The logic analyzer offers two options for paper width: **8.5 inch** and **13.5 inches**. Selecting the **Paper Width** attribute field gives you a pop-up with which you can make your choice.



Figure 5-26 Paper Width Pop-up Menu

The HP ThinkJet and HP LaserJet series printers require a paper width of 8.5 inches and the HP QuietJet series printers require a paper width of 13.5 inches. If you have an HP ThinkJet or HP LaserJet printer but have set the paper width to 13.5 inches, the logic analyzer tells the printer to compress the print so it will fit on a page. The results may not be satisfactory. If you have an Epson compatible printer, check your printer manual to see which size is required.

- ⑤ **External BNC Configuration** On the back panel of the logic analyzer are two BNC connectors with which you can hook the logic analyzer to a controller or to other instruments. The **External BNC Configuration** option in the **I/O menu** identifies one of the two internal machines to be the trigger for an external instrument

When you select this option you will see a field next to the words "BNC output armed by" Selecting this field gives you a pop-up with either two or three options. One option is **Off**. This indicates that the logic analyzer will not trigger an external instrument. The other options are the internal analyzers, listed by name. You can select the analyzer for triggering your external instrument by using the **KNOB** to position the cursor on the appropriate name and pressing **SELECT**.

If for some reason both of the internal analyzers are off, selecting the **External BNC Configuration** option gives you the message "BNC output armed by : Off (note: both machines are off)."

- ⑥ **Self Test** The **Self Test** option in the **I/O menu** allows you to run a self test on the logic analyzer. The self test is on the master disc. Selecting this option gives you a pop-up telling you what effect the self test has on the analyzer. The pop-up also contains two fields: **Cancel** and **Start Self Test**. **Cancel** lets you change your mind about running the self test. Selecting this field returns you to the **I/O menu**.

Selecting the **Start Self Test** field causes your logic analyzer to load the self test from the disc and run through it. Before selecting this field you must insert the master disc with the self test on it.

Note

Running the self test destroys all current configurations and data. Make sure that you save any important configurations on a disc before running any of the self tests.

Subsystem Level Menus

The HP 1650A/51A Logic Analyzers are configured for measurements through the **Timing and State Format and Trace Specification** menus. The **Format** menus can be accessed by pressing the **FORMAT** key on the front panel, and the **Trace** menus by pressing the **TRACE** key.

The **Format Specification** menus let you configure the logic analyzer to group channels from your microprocessor into labels you assign for your measurements. You can set the threshold levels of the pods assigned to the analyzer, assign labels and channels, specify symbols, and, in the case of the state analyzer, set clocks for triggering.

The **Trace Specification** menus allow you to configure the logic analyzer to capture only the data of interest in your measurement. In the timing analyzer you can configure the analyzer to trigger on specific patterns, edges, or glitches. In the state analyzer you can configure the analyzer to trigger on a sequence of states.

At power up, the logic analyzer is configured with a default setting. You can use this default setting to make a test measurement on the system under test. It can give you an idea of where to start your measurement.

Each of the **Format** and **Trace Specification** menus will be covered in this chapter. For examples on setting up configurations for the **Timing and State** analyzers, refer to your *Getting Started Guide for the HP 1650A/51A Logic Analyzer* or chapters 7 and 8 of this manual.

The State Format Specification menu for the HP 1650A looks like the following:




Figure 5-28. State Format Specification Menu for HP 1650A

The State Format Specification menu for the HP 1651A is similar to that for the HP 1650A except that Pod 2 appears in the menu instead of Pod 5.

These menus show only one pod assigned to each analyzer, which is the case at power up. Any number of pods can be assigned to one analyzer, from none to all five for the HP 1650A, and from none to two for the HP 1651A. In the Format menus, only three pods appear at a time in the display. To view any pods that are off screen, press the left/right ROLL key and rotate the KNOB. The pods are always positioned so that the lowest numbered pod is on the right and the highest numbered pod is on the left.

Timing and State Format Specification Menu Fields

Seven types of fields are present in the menus. They are:

- 1) Label
- 2) Polarity (Pol)
- 3) Bit assignments
- 4) Pod threshold
- 5) Specify Symbols
- 6) Clock (state analyzer only)
- 7) Pod Clock (state analyzer only)

A portion of the menu that is not a field is the Activity Indicators display. The indicators appear under the active bits of each pod, next to "Activity >." When the logic analyzer is connected to your target system and the system is running, you will see 1 in the Activity Indicators display for each channel that has activity. These tell you that the signals on the channels are transitioning.

The fields in the **Format** menus are described in the following sections. The descriptions apply to both the timing and state analyzers unless noted otherwise.

- ① **Label** The label column contains 20 **Label** fields that you can define. Of the 20 labels, the logic analyzer displays only 14 in timing and 11 in state at one time. To view the labels that are off screen, press the up/down ROLL key and rotate the KNOB. The labels scroll up and down. To deactivate the scrolling, press the ROLL key again.

To access one of the **Label** fields, place the cursor on the field and press SELECT. You will see a pop-up menu like that shown below.




Figure 5-29. Label Pop-up Menu

Turn Label On. Selecting this option turns the label on and gives it a default letter name. If you turned all the labels on they would be named A through T from top to bottom. When a label is turned on, bit assignment fields for the label appear to the right of the label under the pods.

Modify Label. If you want to change the name of a label, or want to turn a label on and give it a specific name, you would select the **Modify label** option. When you do, an Alpha Entry pop-up menu appears. You can use the pop-up menu and the keypad on the front panel to name the label. A label name can be a maximum of six characters

Turn Label Off. Selecting this option turns the label off. When a label is turned off, the bit assignments are saved by the logic analyzer. This gives you the option of turning the label back on and still having the bit assignments if you need them. The waveforms and state listings are also saved.

You can give the same name to a label in the state analyzer as in the timing analyzer without causing an error. The logic analyzer distinguishes between them. An example of this appears in chapter 7 of the *Getting Started Guide for the HP 1650A/51A Logic Analyzers*.

- ② **Polarity (Pol)** Each label has a polarity assigned to it. The default for all the labels is positive (+) polarity. You can change the polarity of a label by placing the cursor on the polarity field and pressing SELECT. This toggles the polarity between positive (+) and negative (-).

In both the timing & state analyzer, negative polarity inverts the data.

- ③ **Bit Assignment** The bit assignment fields allow you to assign bits (channels) to labels. Above each column of bit assignment fields is a line that tells you the bit numbers from 0 to 15, with the left bit numbered 15 and the right bit numbered 0. This line helps you know exactly which bits you are assigning.

The convention for bit assignment is

- * (asterisk) indicates assigned bit
- . (period) indicates unassigned bit

At power up the 16 bits of Pod 1 are assigned to the timing analyzer, and the 16 bits of Pod 5 are assigned to the state analyzer.

To change a bit assignment configuration, place the cursor on a bit assignment field and press SELECT. You will see the following pop-up menu




Figure 5-30 Bit Assignment Pop-up Menu

Use the KNOB to move the cursor to an asterisk or a period and press SELECT. The bit assignment toggles to the opposite state of what it was before. When the bits (channels) are assigned as desired, place the cursor on **Done** and press SELECT. This closes the pop-up and displays the new bit assignment.

Assigning one channel per label may be handy in some applications. This is illustrated in chapter 7 of the *Getting Started Guide for the HP 1650A/51A Logic Analyzers*. Also, you can assign a channel to more than one label, but this usually isn't desired.

Labels may have from 1 to 32 channels assigned to them. If you try to assign more than 32 channels to a label, the logic analyzer will beep, indicating an error, and a message will appear at the top of the screen telling you that 32 channels per label is the maximum.

Channels assigned to a label are numbered from right to left by the logic analyzer. The least significant assigned bit (LSB) on the far right is numbered 0, the next assigned bit is numbered 1, and so on. Since 32 channels can be assigned to one label at most, the highest number that can be given to a channel is 31. Although labels can contain split fields, assigned channels are always numbered consecutively within a label. The numbering of channels is illustrated with the figure below.




Figure 5-31. Numbering of Assigned Bits

- ④ **Pod Threshold** Each pod has a threshold level assigned to it. For the HP 1651A Logic Analyzer, threshold levels may be defined for Pods 1 and 2 individually. For the HP 1650A Logic Analyzer, threshold levels may be defined for Pods 1, 2 and 3 individually, and one threshold for Pods 4 and 5. It does not matter if Pods 4 and 5 are assigned to different analyzers. Changing the threshold of one will change the threshold of the other.

If you place the cursor on one of the pod threshold fields and press SELECT, you will see the following pop-up menu.




Figure 5-32. Pod Threshold Pop-up Menu

TTL sets the threshold at +1.6 volts, and **ECL** sets the threshold at -1.3 volts.

The **User-defined** option lets you set the threshold to a specific voltage between -9.9 V and +9.9 V. If you select this option you will see a Numeric Entry pop-up menu as shown.




Figure 5-33. User-defined Numeric Entry Pop-up Menu

You can change the value in the pop-up either with the keypad on the front panel or with the KNOB, which you rotate until you get the desired voltage. When the correct voltage is displayed, press SELECT. The pop-up will close and your new threshold will be placed in the pod threshold field.

In the state analyzer, the same threshold level applies to a pod's clock as to its 16 data bits.

- ⑤ **Specify Symbols** The logic analyzer supplies **Timing and State Symbol Tables** in which you can define a mnemonic for a specific bit pattern of a label. When measurements are made by the logic analyzer, the mnemonic is displayed where the bit pattern occurs if the Symbol base is selected.

It is possible for you to specify up to 200 symbols in the logic analyzer. If you have only one of the internal analyzers on, all 200 symbols can be defined in it. If both analyzers are on, the 200 symbols are split between the two. For example, analyzer 1 may have 150, leaving 50 available for analyzer 2.

To access the **Symbol Table** in either the **State or Timing Format Specification** menus, place the cursor on the **Specify Symbols** field and press **SELECT**. You will see a new menu as shown. This is the default setting for the **Symbol Table** in both the timing and state analyzers.




Figure 5-34. Symbol Table Menu

There are four fields in the **Symbol Table** menu. They are:

- Label
- Base
- Symbol view size
- Symbol name

Label. The **Label** field identifies the label for which you are specifying symbols. If you select this field, you will get a pop-up that lists all the labels turned on for that analyzer.




Figure 5-35 Label Pop-up Menu

Each label has a separate symbol table. This allows you to give the same name to symbols defined under different labels. In the **Label** pop-up select the label for which you wish to specify symbols.

Base. The **Base** field tells you the numeric base in which the pattern will be specified. The base you choose here will affect the **Find Pattern** field of the **Timing Trace Specification** menu in the timing analyzer, or the **pattern** field of the **State Trace Specification** menu in the state analyzer. These are covered later in this chapter.

To change the base, place the cursor on the field and press SELECT. You will see the following pop-up menu.




Figure 5-36 Base Pop-up Menu

If more than 20 channels are assigned to a label, the **Binary** option is not offered in the pop-up. The reason for this is that when a symbol is specified as a range, there is only enough room for 20 bits to be displayed on the screen.

Decide which base you want to work in and choose that option from the numeric **Base** pop-up menu.

If you choose the **ASCII** option, you can see what ASCII characters the patterns and ranges defined by your symbols represent. ASCII characters represented by the decimal numbers 0 to 127 (hex 00 to 7F) are offered on your logic analyzer. Specifying patterns and ranges for symbols is discussed in the next section.

Note

*You cannot specify a pattern or range when the base is **ASCII**. First define the pattern or range in one of the other bases, then switch to **ASCII** to see the ASCII characters.*

Symbol View Size. The Symbol view size field lets you specify how many characters of the symbol name will be displayed when the symbol is referenced in the **Timing and State Trace Specification** menus, the **Timing Waveforms** menu, or the **State Listing** menu. Selecting this field gives you the following pop-up.




Figure 5-37. Symbol View Size Pop-up Menu

You can have the logic analyzer display from 3 to all 16 of the characters in the symbol name. For more information see "Timing Trace Specification Menu," "State Trace Specification Menu," "Timing Waveforms Menu," and "State Listing Menu" later in this chapter.

Symbol Name. When you first access the **Symbol Table**, there are no symbols specified. The symbol name field reads "New Symbol." If you select this field, you will see an Alpha Entry pop-up menu on the display. Use the pop-up menu and the keypad on the front panel to enter the name of your symbol. A maximum of 16 characters can be used in a symbol name.

When you select the **Done** field in the Alpha Entry pop-up menu, the name that appears in the symbol name field is assigned and two more fields appear in the display

MACHINE 1 - Symbol Table

Label: CLOCX Base: Hexadecimal Symbol view size: 9

PERD Pattern: 0000

Done

Figure 5-38. Symbol Defined as a Pattern

The first of these fields defines the symbol as either a **Pattern** or a **Range**. If you place the cursor on this field and press **SELECT**, it will toggle between **Pattern** and **Range**.

When the symbol is defined as a pattern, one field appears to specify what the pattern is. Selecting this field gives you a pop-up with which you can specify the pattern. Use the keypad and the **DONT CARE** key on the front panel to enter the pattern. Be sure to enter the pattern in the numeric base that you specified in the **Base** field.

Specify Pattern:
85C4

Figure 5-39. Specify Pattern Pop-up

If the symbol is defined as a range, two fields appear in which you specify the upper and lower boundaries of the range.

MACHINE 1 - Symbol Table

Label: CLOCX Base: Hexadecimal Symbol view size: 9

PERD Pattern: 85C4

WRITE Range: 0000 0000

Done

Figure 5-40. Symbol Defined as a Range

Selecting either of these fields gives you a pop-up with which you can specify the boundary of the range.




Figure 5-41. Specify Range Pop-up

You can specify ranges that overlap or are nested within each other. Don't cares are not allowed.

To add more symbols to your symbol table, place the cursor on the last symbol defined and press SELECT. A pop-up menu appears as shown.




Figure 5-42. Symbol Pop-up Menu

The first option in the pop-up is **Modify symbol**. If you select this option, you will see an Alpha Entry pop-up menu with which you can change the name of the symbol.

The second option in the pop-up is **Insert new symbol**. It allows you to specify another symbol. When you select it, you will see an Alpha Entry pop-up menu. Use the menu and the keypad on the front panel to enter the name of your new symbol. When you select **Done**, your new symbol will appear in the **Symbol Table**. The third option in the pop-up is **Delete symbol**. If you select this option, the symbol will be deleted from the **Symbol Table**.

Leaving the Symbol Table menu. When you have specified all your symbols, you can leave the **Symbol Table** menu in one of two ways. One method is to place the cursor on the **Done** field and press **SELECT**. This puts you back in the **Format Specification** menu that you were in before entering the **Symbol Table**. The other method is to press the **FORMAT**, **TRACE**, or **DISPLAY** keys on the front panel to get you into the respective menu.

- ⑥ **Clock** The **Clock** field is present in the **Format Specification** menu for only the state analyzer. This field displays the clocks for clocking your system. The display will be referred to as the "clocking arrangement."

The HP 1650A Logic Analyzer has five clock channels, each of which is on a pod. The clocks are connected through the pods simply for convenience. The clock channels are labeled **J**, **K**, **L**, **M**, and **N** and are on pods 1 through 5, respectively. The clocking of the state analyzer is synchronous with your system because your analyzer uses the signals present in your system. The signal you use must clock the analyzer when the data you want to acquire is valid.

The HP 1651A Logic Analyzer has two clock channels, each on one of the pods. The **J** clock is on pod 1 and the **K** clock is on pod 2.

When you select the **Clock** field, you will see the following pop-up menu with which you specify the clock.




Figure 5-43 Clock Pop-up Menu

You can use one of the clocks alone or combine them to build one clocking arrangement.

If you select a field to the right of one of the clocks in the pop-up, you will see another pop-up menu:




Figure 5-44 Single Clock Pop-up Menu

You can specify the negative edge of the clock, the positive edge, either edge, a high level, a low level, or the clock to be off.

The clocks are combined by ORing and ANDing them. Clock edges are ORed to clock edges, clock levels are ORed to clock levels, and clock edges are ANDed to clock levels.

For example, if you select ↓ for the J clock, ↑ for the K clock, _ for the M clock, and - for the N clock, the resulting clocking arrangement will appear in the display as:

$$\text{Clock} \\ (J \downarrow + K \uparrow) \cdot (M _ + N -)$$

Figure 5-45 Example of a Clocking Arrangement

With this arrangement, the logic analyzer will clock the data when there is a negative edge of the J clock OR a positive edge of the K clock, AND when there is a low level on the M clock OR a high level on the N clock

You must always specify at least one clock edge. If you try to use only clock levels, the logic analyzer will display a message telling you that at least one edge is required.

- ⑦ **Pod Clock** Your logic analyzer has the capability of clocking data in three different ways. The pod **Clock** fields in the **State Format Specification** menu allow you to specify which of the three ways you want to clock the data.

Each pod assigned to the state analyzer has a pod **Clock** field associated with it. As with the **Clock** field discussed in the previous section, the pod **Clock** fields are present only in the state analyzer. Selecting one of the pod **Clock** fields gives you the following pop-up menu:




Figure 5-46 Pod Clock Field Pop-up Menu

Normal. This option specifies that clocking will be done in single phase. That is the clocking arrangement located in the **Clock** field above the pods in the **State Format Specification** menu will be used to clock all the pods assigned to this machine.

For example, suppose that the **Clock** field looks like the following:




Figure 5-47. Example of a Clocking Arrangement

In **Normal** mode the state analyzer will sample the data on any assigned pods on a negative edge of the J clock OR on a positive edge of the K clock.

Demultiplex. With the HP 1650A/51A Logic Analyzers, you can clock two different types of data that occur on the same lines. For instance, lines that transfer both address and data information need to be clocked at different times in order to get the right information at the right time. The **Demultiplex** option provides the means to do this.

When you select the Demultiplex option, the pod Clock field changes to "Master | Slave," and two clock fields appear above the pods where just one Clock field used to be. These fields are the **Master Clock** and **Slave Clock**, as shown:




Figure 5-48. Master Clock and Slave Clock

Demultiplexing is done on the data lines of the specified pod to read only the lower eight bits. This is two-phase clocking, with the **Master Clock** following the **Slave Clock**. The analyzer first looks for the clocking arrangement that you specify in the **Slave Clock**. When it sees this arrangement, the analyzer blocks the data present on bits 0-7 of the pod, then waits for the clocking arrangement that you specify in the **Master Clock**. When it sees this arrangement, it again clocks the data present on bits 0-7 of the pod. The upper eight bits of the pod are ignored and don't need to be connected to your system.

Notice, the bit numbers that appear above the bit assignment field have changed. The bits are now numbered 7....07....0 instead of 15....87....0. This helps you set up the analyzer to clock the right information at the right time

The address/data lines AD0-AD7 on the 8085 microprocessor are an example of **Demultiplex**. During part of the operating time the lines have an address on them, and during other times they have data on them. Hook the lower eight bits of one of the pods to these eight lines and set the **Slave** and **Master Clocks** so that they clock the data and the address at the proper time.

In this example, you may choose to assign the bits in the **State Format Specification** menu similarly to that shown below. In this case you would want to clock the address with the **Slave Clock** and the data with the **Master Clock**.




Figure 5-49. Bit Assignments for Master and Slave Clocks

The **Master** and **Slave Clocks** can have the same clocking arrangements. The clocking is still done the same way, with the lower eight bits being clocked first on the **Slave Clock**, then on the **Master Clock**.

Mixed Clocks. The **Mixed Clocks** option allows you to clock the lower eight bits of a pod separately from the upper eight bits. The state analyzer uses **Master** and **Slave Clocks** to do this. If you select this option from the pod **Clock** pop-up, the pod **Clock** field changes to "Master | Slave," and two **Clock** fields, **Master** and **Slave**, appear above the pods.

As in **Demultiplex**, the **Master Clock** follows the **Slave Clock**. The state analyzer looks for the clocking arrangement given by the **Slave Clock** and clocks the lower eight bits. Then it looks for the clock arrangement given by the **Master Clock** and clocks the upper eight bits. Unlike **Demultiplex**, all 16 bits of a pod are sampled.

The **Master** and **Slave Clocks** can have the same clocking arrangements. The clocking is still done the same way, with the lower eight bits clocked on the **Slave Clock** and the upper eight bits clocked on the **Master Clock**.

Timing Trace Specification menu

The **Timing Trace Specification** menu lets you specify the trigger point for the logic analyzer to start capturing data and the manner in which the analyzer will capture data. You configure the timing analyzer to find a pattern first and then a transition in the signal or signals.

The menu looks like that shown below. This is the default setting for the menu.




Figure 5-50. Timing Trace Specification Menu

The menu is divided into two sections by a horizontal line. The top section contains the fields that you use to specify the data acquisition. The bottom section contains the fields for setting the trigger point.

Timing Trace Specification Menu Fields The fields in the **Timing Trace Specification** menu are:

- ① Trace mode
- ② Armed by
- ③ Acquisition mode
- ④ Label
- ⑤ Base
- ⑥ Find Pattern
- ⑦ Pattern Duration (present for _____)
- ⑧ Then find Edge

These are described in the following sections.

- ① **Trace Mode** With the Trace Mode field you specify the mode in which the timing analyzer will trace. You have two choices for **Trace mode**: **Single** and **Repetitive**. If you place the cursor on the field and press **SELECT**, the field toggles from one mode to the other.

Single Trace mode acquires data once per trace. **Repetitive Trace** mode repeats single acquisitions until the **STOP** key on the front panel is pressed, or if Stop measurement has been selected and the stop measurement condition has been met.

If both analyzers are on, only one trace mode can be specified. Specifying one trace mode for one analyzer sets the same trace mode for the other analyzer.

- ② **Armed By** The **Armed by** field lets you specify how your timing analyzer is to be armed. The analyzer can be armed by the **RUN** key, the other analyzer, or an external instrument through the **BNC Input** port.

When you select the **Armed by** field, a pop-up menu appears like that shown below. Use this menu to select the arming option for your analyzer.




Figure 5-51. Armed By Pop-up Menu

- ③ **Acquisition Mode** The **Acquisition mode** field allows you to specify the mode in which you want the timing analyzer to acquire data. You are given two choices for the mode of acquisition: **Transitional** and **Glitch**. If you place the cursor on this field and press **SELECT**, the field toggles from one mode to the other.

Transitional Acquisition Mode. When the logic analyzer is operating in the **Transitional Acquisition mode**, it samples the data at regular intervals, but it stores data in memory only on transitions in the signals. A time tag that is stored with each sample allows reconstruction of the samples in the **Timing Waveforms** display.

Transitional timing always samples at a rate of 100 MHz (10 ns/sample). This provides maximum timing resolution even in records that span long time windows. Time covered by a full memory acquisition varies with the number of pattern changes in the data. If there are many transitions, the data may end prior to the time window desired because the memory is full. However, a prestore qualification in your logic analyzer insures that data will be captured and displayed between the left side of the screen and the trigger point.

Figure 5-52 illustrates Transitional acquisition, comparing it to Traditional acquisition.




Figure 5-52. Transitional Acquisition vs. Traditional Acquisition

Traditional timing samples and stores data at regular intervals. Transitional timing samples data at regular intervals but stores a sample only when there has been a transition on one or more of the channels. This makes it possible for Transitional timing to store more information in the same amount of memory.

Glitch Acquisition Mode. A glitch is defined as any transition that crosses logic threshold more than once between samples. It can be caused by capacitive coupling between traces, by power supply ripples, or a number of other events. Since a glitch can cause major problems in your system, you can use the Glitch mode to find it.

Your logic analyzer has the capability of triggering on a glitch and capturing all the data that occurred before it. The glitch must have a width of at least 5 ns at threshold in order for the analyzer to detect it.

If you want your timing analyzer to trigger on a glitch in the data, set the **Acquisition mode** to **Glitch**. This causes several changes in the analyzer. One change is that a field for glitch detection in each label is added to the **Timing Trace Specification** menu, as shown

Then find
 Edge
 or
 Glitch

Figure 5-53 Glitch Specification Field

With these glitch detection fields you specify on which channel or channels you want the analyzer to look for a glitch. These fields are discussed in more detail in "Then Find Edge" later in this chapter.

Glitch Acquisition mode causes the storage memory to be cut in half, from 1k to 512. Half the memory (512) is allocated for storing the data sample, and the other half for storing the second transition of a glitch in a sample. Every sample is stored. The sample rate varies from 20 Hz to 50 MHz (50 ns/sample to 20 ns/sample) and is automatically selected by the timing analyzer to insure complete data in the window of interest.

When your timing analyzer triggers on a glitch and displays the data, the glitch appears in the waveform display as shown below.




Figure 5-54. Glitch in Timing Waveform

- ④ **Label** The **Label** fields contain the labels that you define in the **Timing Format Specification** menu. If there are more labels than can fit on screen, use the left/right **ROLL** key and the **KNOB** to view those that are not displayed.

- ⑤ **Base** The Base fields allow you to specify the numeric base in which you want to define a pattern for a label. The **Base** fields also let you use a symbol that was specified in the Timing **Symbol Table** for the pattern. Each label has its own base defined separately from the other labels. If you select one of the **Base** fields, you will see the following pop-up menu. Decide which base you want to define your pattern in and select that option.




Figure 5-55 Base Pop-up Menu

One of the options in the **Base** pop-up is **ASCII**. It allows you to see characters that are represented by the pattern you specified in the **Find Pattern** field.




Figure 5-56 ASCII Defined as Numeric Base

Notice in the figure above that the **Find Pattern** field is no longer a selectable field when the base is **ASCII**. You cannot specify **ASCII** characters directly. You must specify a pattern in one of the other bases; then you can switch the base to **ASCII** and see what characters the pattern represents.

The **Symbol** option in the **Base** pop-up allows you to use a symbol that has been specified in the Timing **Symbol Tables** as a pattern, or specify absolute and enter another pattern. You specify the symbol you want to use in the **Find Pattern** field.

- ⑥ **Find Pattern** With the **Find Pattern** fields, you configure your timing analyzer to look for a certain pattern in the data. Each label has its own pattern field that you use to specify a pattern for that label.

During a run, the logic analyzer looks for a pattern in your data which is the logical AND of all the labels' patterns. That is, it looks for a simultaneous occurrence of the specified patterns. When it finds the pattern, it triggers at the point that you specified in the **Then find Edge** fields. See "Then Find Edge" later in this chapter for more information about edge triggering.

You select a **Find Pattern** field with one of two methods. The first method is to place the cursor on the **Find Pattern** field and press **SELECT**. The second method is to place the cursor on the **Find Pattern** field and press one of the alphanumeric keys on the front-panel keypad. Both methods give you a pop-up similar to that shown below.



Specify Pattern:
2425

Figure 5-57. Specify Pattern Pop-up for Find Pattern Field

The pop-up will vary depending on the base you choose and the number of channels you assign to that label. If you press a key on the keypad to open the pop-up, the character on the key is placed in the first location of the pattern.

Enter your pattern in the pop-up and press **SELECT**. The pattern appears under the label in the **Find Pattern** field.

As mentioned previously in "Base", if you specify **ASCII** as the base for the label, you won't be able to enter a pattern. You must specify one of the other numeric bases to enter the pattern. Then you can switch the base to **ASCII** and see what ASCII characters the pattern represents.

If you choose **Symbols** in the **Base** field, you can use one of the symbols specified in the Timing **Symbol Tables** as the pattern. The **Find Pattern** field looks similar to that below:

```

Label >  POD 1
Base >   Symb01
Find
Pattern absolute XXXX
  
```

Figure 5-58. Symbol Defined in Base Field

If you select this field you get a pop-up similar to that shown:




Figure 5-59 Symbol Selection Pop-up Menu for Find Pattern Field

The pop-up lists all the symbols defined for that label. It also contains an option "absolute XXXX". Choosing this option gives you another pop-up with which you specify a pattern not given by one of your symbols.

To select an option from the pop-up, use the KNOB to scroll the symbols up and down until the desired symbol is between the two arrows. Press SELECT. The symbol name appears in the **Find Pattern** field under the label.

When you specify symbols in the Timing **Symbol Tables**, you also specify the number of characters in the symbol name that are to be displayed. If you specify only three characters of a symbol name in the Symbol menu, only REA of READ and WRI of WRITE would be displayed in the **Find Pattern** Field. In addition, only the first three letters of "absolute" would be displayed.

(Z) Pattern Duration
(present for _____)

There are two fields with which you specify the Pattern Duration. They are located next to **present for _____** in the **Timing Trace Specification** menu. You use these fields to tell the timing analyzer to trigger before or after the specified pattern has occurred for a given length of time.

The first field can be set to ">" (greater than) or "<" (less than). If you place the cursor on this field and press SELECT, it toggles between > and <. The second field specifies the duration of the pattern. If you select > in the first field, you can set the duration to a value between 30 ns and 10 ms. If you select < in the first field, you can set the duration to a value between 40 ns and 10 ms. If you attempt to set the duration to a value outside the given range, the analyzer will automatically set it to the nearest limit.

To change the value of the pattern duration, place the cursor on the second field and either press SELECT to get a pop-up menu, or just press one of the numeric keys on the front-panel keypad. Both methods give you a Numeric Entry pop-up similar to that shown.




Figure 5-60. Pattern Duration (present for) Pop-up menu

With the front-panel keypad enter the desired pattern duration. Use the KNOB to place the cursor on the correct timing units, then press SELECT. Your value for Pattern Duration will appear in the field.

Note

If you press a key on the keypad to open the pop-up, the number that you pressed will appear in the entry field, replacing the previous value. To restore the original value, press the CLEAR ENTRY key.

As an example, suppose you configure the **present for** _____ field as shown.

present for

Figure 5-61. Example of Pattern Duration

This configuration tells the timing analyzer to look for the pattern you specified that occurs for a period of time greater than 50 ns. Once the timing analyzer has found the pattern, it can look for the trigger.

Choosing < (less than) forces glitch and edge triggering off, and the timing analyzer triggers immediately at the end of the pattern that meets the duration requirements. The fields with which you specify edges and glitches don't appear in the menu. For instance, if you configure the **present for** _____ field as shown:

present for

Figure 5-62. Example of Pattern Duration

The analyzer will trigger when it sees the pattern you specified that occurs for a period less than 100 ns. The pattern must also be valid for at least 20 ns.

- ⑧ **Then Find Edge** With the **Then find Edge** fields you can specify the edges (transitions) of the data on which your timing analyzer triggers. You can specify a positive edge, a negative edge, or either edge. Each label has its own edge trigger specification field so that you can specify an edge on any channel.

When you specify an edge on more than one channel, the timing analyzer logically ORs them together to look for the trigger point. That is, it triggers when it sees any one of the edges you specified. It also ANDs the edges with the pattern you specified in the **Find Pattern** fields. The logic analyzer triggers on an edge following the valid duration of the pattern while the pattern is still present.

To specify an edge, place the cursor on one of the **Then find Edge** fields and press **SELECT**. You will see a pop-up similar to that shown below.




Figure 5-63. Specify Edge Pop-up for Then Find Edge Field

Your pop-up may look different than this depending on the number of channels you assigned to the label. Each period in the pop-up indicates that no edge is specified for that channel.

To specify a negative edge, place the cursor on one of the periods in the pop-up and press **SELECT** once. The period changes to ↓, as shown:




Figure 5-64. Negative Edge Specified

To specify a positive edge, place the cursor on one of the periods and press **SELECT** twice. The period changes to ↓↑, as shown:




Figure 5-65. Positive Edge Specified

If you want the analyzer to trigger on either a positive or a negative edge, place the cursor on a period and press SELECT three times. The period changes to ↑, as shown:




Figure 5-66. Either Edge Specified

If you want to delete an edge specification, place the cursor on the arrow for that channel and press SELECT until you see a period. To clear an entire label, press the CLEAR ENTRY key on the front panel.

When you have finished specifying edges, place the cursor on the Done field and press SELECT to close the pop-up.

Note

If you are not in Binary base, you will see dollar signs (\$\$.) in the Then find Edge field when you close the pop-up. These indicate that edges have been specified, however, the logic analyzer can't display them correctly unless you have selected Binary for the base.

Glitch Triggering. When you set the Acquisition mode on Glitch, a glitch detection field for each label is added to the screen. These fields allow you to specify glitch triggering on your timing analyzer. Selecting one of these fields brings up the following pop-up menu.




Figure 5-67. Specify Glitch Pop-up for Then Find Glitch Field

Your pop-up may look different depending on the number of channels you have assigned to the label. Each period indicates that the channel has not been specified for glitch triggering.

To specify a channel for glitch triggering, place the cursor on one of the periods and press SELECT. The period is replaced with an asterisk, indicating that the logic analyzer will trigger on a glitch on this channel.




Figure 5-68. Glitches Specified

If you want to delete a glitch specification, place the cursor on the asterisk and press SELECT. The asterisk is replaced with a period.

Note

*If you are not in **Binary** base, you will see dollar signs (\$\$.) in the **Glitch** field when you close the pop-up. This indicates that glitches have been specified; however, the logic analyzer can't display them correctly unless you have selected **Binary** for the base.*

When more than one glitch has been specified, the logic analyzer logically ORs them together. In addition, the logic analyzer ORs the glitch specifications with the edge specifications, then ANDs the result with the pattern you specified in the **Find Pattern** fields in order to find the trigger point. A boolean expression illustrating this is:

$$(\text{glitch} + \text{glitch} + \text{edge} + \text{edge}) * \text{pattern}$$

Note

*If you select < (less than) in the **present for** _____ field, edge and glitch triggering are turned off. The **Then find Edge** or **Glitch** field no longer appears on the screen. The logic analyzer then triggers only on the pattern specified in the **Find Pattern** fields.*

State Trace Specification Menu

The State Trace Specification menu allows you to specify a sequence of states required to trigger. The default setting for the menu looks like that shown below




Figure 5-69 State Trace Specification Menu

The menu is divided into three sections: the **Sequence Levels** in the large center box, the acquisition fields at the top and right of the screen, and the qualifier and pattern fields at the bottom of the screen.

Before describing the fields in the menu, we need to define a few terms. These terms will be used in the discussions of the fields, so understanding their meanings is essential.

Pattern Recognizers: a pattern of bits (0, 1, or X) in each label. There are eight recognizers available when one state analyzer is on. Four are available to each analyzer when two state analyzers are on. The pattern recognizers are given the names a through h and are partitioned into groups of four, a-d and e-h.

Range Recognizer: recognizes data which is numerically between or on two specified patterns. One range term is available and is assigned to the first state analyzer created by assigning pods to it, or if only one analyzer is on, then the range term is assigned to it.

Qualifier: user-specified term that can be anystate, nostate, a single pattern recognizer, a range recognizer, the complement of a pattern or range recognizer, or a logical combination of pattern and range recognizers. When you select a field to specify a qualifier, you will see the following qualifier pop-up menu

anystate
nostate
a
b
c
d
e
f
g
h
=a
=b
=c
=d
=e
=f
=g
=h
range
=range
Combination

Figure 5-70. Qualifier Pop-up Menu

If you select the **Combination** option in the pop-up, you will see a pop-up similar to that shown below.




Figure 5-71. Full Qualifier Specification Pop-up

Note

*If two multi-pod state analyzers are on, the qualifier pop-up menu will show that only four pattern recognizers are available to each analyzer. Pattern recognizers a-d and the range recognizer are assigned to the first analyzer created, and pattern recognizers e-h go with the second analyzer. In the **Full Qualifier Specification** pop-up, there will be only one OR gate and one set of pattern recognizers.*

With this **Full Qualifier Specification** pop-up, you specify a logical combination of patterns or ranges as the qualifier. The pattern recognizers are always partitioned into the groups of four shown. Only one operator is allowed between the patterns in a group. Patterns in uncomplemented form (a, b, etc.) can only be ORed.

The complements of patterns (=a, =b, etc) can only be ANDed. For example, if the first OR field (gate) is changed to AND, all the patterns for that gate are complemented, as shown below




Figure 5-72. Complemented Patterns

To specify a pattern to be used in the combination, place the cursor on the pattern recognizer field and press SELECT. The field toggles from Off to On and a connection is drawn from the pattern field to the gate. In figure 5-73, patterns b, c and d and the range are ORed together, and e and g are ANDed together, and e and g are ANDed together




Figure 5-73 Patterns Assigned for Logical Combinations

As shown in the previous figures, the range is included with the first group of patterns (a-d). If you select the range field, you will see the following pop-up menu.




Figure 5-74. Range Specification Pop-up Menu

Off disconnects the range from the qualifier specification. **In** indicates that the contents of the range are to be in the qualifier specification, and **Out** indicates that the complement of the range is to be in the qualifier specification.

When you have specified your combination qualifier, select **Done**. The **Full Qualifier Specification** pop-up closes and the Boolean expression for your qualifier appears in the field for which you specified it.

While storing `(b+c+d+range)+(≠e+≠g)`

Figure 5-75 Boolean Expression for Qualifier

Sequence Levels

There are eight trigger sequence levels available in the state analyzer. You can add and delete levels so that you have from two to eight levels at a time.

Only three levels appear in the **Sequence Levels** display at one time. To display other levels so that they can be accessed, press the up/down ROLL key and rotate the KNOB.

If you select level 1 shown in figure 5-69, you will see the following pop-up menu:




Figure 5-76 Sequence Level Pop-up Menu

Not all sequence level pop-up menus look like this one. This happens to be the trigger sequence level in which you specify the state on which the analyzer is to trigger. The trigger term can occur in any of the first seven levels, and it is not necessarily a selectable field. The fields in the menu of figure 5-76 are described on the following pages.

- ① **Insert Level** To insert a level, place the cursor on the field labeled **Insert Level** and press SELECT. You will see the following pop-up menu.




Figure 5-77. Insert Level Pop-up Menu

Cancel returns you to the sequence level pop-up without inserting a level. **Before** inserts a level before the present level. **After** inserts a level after the present level. If there are eight levels, the **Insert Level** field doesn't appear in the sequence level pop-ups.

- ② **Delete Level** If you want to delete the present level, select the field labeled **Delete Level**. You will see a pop-up menu with the choices **Cancel** and **Execute**. **Cancel** returns you to the sequence level pop-up without deleting the level. **Execute** deletes the present level and returns you to the **State Trace Specification** menu.

Note

*If there are only two levels, neither field can be deleted even though the **Delete Level** field still appears in the menu. There will always be a trigger term level and a store term level in Sequence Levels. Therefore, if you try to delete either of these, all terms you have specified in these levels will be set to default terms, and, the trigger and store term levels will remain.*

- ③ **Storage Qualifier** Each sequence level has a storage qualifier. The storage qualifier specifies the states that are to be stored and displayed in the **State Listing**. Selecting this field gives you the qualifier pop-up menu shown in figure 5-70, with which you specify the qualifier

As an example, suppose you specify the storage qualifier in a sequence level as shown below.

While storing

Figure 5-76. Storage Qualifier Example

The only states that will be stored and displayed are the states given by pattern recognizers a and d.

- ④ **Branching Qualifier** Every sequence level except the last has a primary branching qualifier. With the branching qualifier, you tell the analyzer to look for a specific state or states. The primary branching qualifier advances the sequencer to the next level if its qualifier is satisfied.

In the example of figure 5-76, the branching qualifier tells the analyzer when to trigger. In other sequence levels, the qualifier may simply specify a state that the analyzer is to look for before continuing to the next level.

Some sequence levels also have a secondary branching qualifier. The secondary branch will, if satisfied, route the sequencer to a level that you define. This is covered in more detail in "Branches" later in this chapter.

- ⑤ **Occurrence Counter** The primary branching qualifier has an occurrence counter. With the occurrence counter field you specify the number of times the branching qualifier is to occur before moving to the next level.

To change the value of the occurrence counter, position the cursor on the field and either press **SELECT** or press a numeric key on the front-panel keypad. You will see a pop-up similar to that shown below.




Figure 5-79. Occurrence Counter Pop-up

You can change the value by either rotating the **KNOB** or pressing the appropriate numeric keys. The qualifier can be specified to occur from one to 65535 times.

- ⑥ **Storage Macro** Your logic analyzer has the capability of post-trigger storage through a storage macro. The storage macro is available only in the second to last level, and it consumes both that level and the last level. The field in figure 5-76 allows you to configure the state analyzer for post-trigger storage. This field does not always say **Trigger on**. If the sequence level is not a trigger level, the field will say **Then find**, as shown below.

Then find anystate 1 times

Figure 5-80. Then Find Branching Qualifier

Selecting the field gives you a pop-up with two options. One option is what the field said previously. The other option is **Enable on**. If you select this option, the Sequence Level pop-up changes to look similar to that shown below.




Figure 5-81. Sequence Level Pop-up Menu with Storage Macro On

Note

Enable on can only be the next to last term, and when on, the last term is combined with the Enable term

You specify qualifiers for the states on which you want the macro to enable, the states you want to store, and the states on which you want the macro to disable. The storage macro is a loop that keeps repeating itself until memory is full. The loop is repeated when the disable qualifier is satisfied

As an example, suppose you configure the sequence level of figure 5-81 to look like that shown below.




Figure 5-82 Storage Macro Sequence Level Example

The logic analyzer will store the state given by pattern recognizer d until it comes across the state given by a. When it sees state a, the logic analyzer starts to store the state given by pattern recognizer e. It stores that state until it sees the state given by f, at which time it disables and starts the process all over again. The analyzer repeats this process until its memory is full.

Reading the Sequence Level Display

Reading the display is fairly straightforward. For example, suppose your display looks like that shown below.




Figure 5-83. Sequence Level Display Example

In level 1 anystate is stored while the logic analyzer searches for five occurrences of the pattern given by pattern recognizer a. When the five occurrences are found, the sequencer moves on to level 2. In level 2 the state given by pattern recognizer b is stored until one occurrence of the pattern given by pattern recognizer c is found and the logic analyzer triggers. In level 3 nostate is stored, so the last state stored is the trigger state.

An example of a state listing for the previous State Trace configuration is shown below. The state patterns specified are:

a = B03C
b = 0000
c = 8930

```
MACHINE 2 - STATE LISTING
Label > A
Base > Hex
-002E 4E75
-0027 61E6
-0026 0000
-0025 88C6
-0024 B02C
-0023 00FF
-0022 6730
-0021 48E7
-0020 4E75
-0019 3000
-0018 0000
-0017 8930
-0016 B05C
-0015 00FF
-0014 67FB
-0013 B03C
-0012 61FA
-0011 B07C
-0010 0000
-0009 8930
-0008 4EFA
-0007 FF9A
-0006 61E6
-0005 B02C
-0004 0000
-0003 0000
-0002 0000
-0001 0000
+0000 8930
```

Figure 5-84. State Listing Example

Any state was stored while the analyzer looked for five occurrences of the state B03C. After the fifth occurrence was found, only state 0000 was stored until state 8930 was found, and the analyzer triggered. After the trigger, no states were stored.

Acquisition Fields

The acquisition fields are comprised of the **Trace mode**, **Armed by**, **Branches**, **Count**, and **Prestore** fields, as shown below.




Figure 5-85. State Trace Specification Acquisition Fields

- ① **Trace Mode** You specify the mode in which the state analyzer will trace with the **Trace mode** field. You have two choices for trace mode: **Single** and **Repetitive**. If you place the cursor on the field and press **SELECT**, the field toggles from one mode to the other.

Single Trace mode acquires data once per trace. **Repetitive Trace** mode repeats single acquisitions until the **STOP** key on the front panel is pressed, or if **Stop** measurement is on, until conditions specified with the **X** and **O** markers in the **State Listing** menu are met.

If both analyzers are on, only one trace mode can be specified. Specifying one trace mode for one analyzer sets the same trace mode for the other analyzer.

- ② **Armed By** The **Armed by** field lets you specify how your state analyzer is to be armed. The analyzer can be armed by the **RUN** key, the other analyzer, or an external instrument through the **BNC Input** port. Any of these can tell the analyzer when to start capturing data.

When you select the **Armed by** field, a pop-up menu appears like that shown below. The first two options always appear in the pop-up. The third option will give the name of the other analyzer. If the other analyzer is off, or if the other machine is being armed by this machine, this option will not be available.




Figure 5-86. Armed By Pop-up Menu

- ③ **Branches** The **Branches** field allows you to configure the sequencer of the state analyzer to branch from one sequence level to another with secondary branching qualifiers, or to restart when a certain condition is met. Selecting this field gives you the following pop-up menu.



Figure 5-87. Branches Pop-up Menu

Off. If you select **Off**, all secondary branching qualifiers are deleted from the sequence levels. Only the primary branches remain.

Restart. The **Restart** option allows you to start over from sequence level 1 when a specified condition is met. This can be handy if you have code that branches off in several paths and you want the analyzer to follow one certain path. If the analyzer goes off on an undesired path, you would want the analyzer to stop and go back to the beginning and take the correct path.

If you select the **Restart** option, you will see a qualifier pop-up menu like that shown in figure 5-70. With the pop-up you select the qualifier for the pattern on which you want your analyzer to start over.

When your state analyzer is reading data it proceeds through the sequence. If a term doesn't match the branching qualifier, it is then checked against **Restart**. If the term matches, the state analyzer jumps back the sequence level 1.

Per Level. Selecting the **Per level** option allows you to define a secondary branching qualifier for each sequence level. A statement is added in each level so that you can configure the analyzer to move to a different level when a specified condition is met. An example of a sequence level with a secondary branching qualifier is shown in the figure below.

The screenshot shows a window titled "Sequence Level 2" with a "Done" button in the top right corner. Inside the window, there are two buttons: "Insert Level" on the left and "Delete Level" on the right. Below these buttons, the configuration is as follows:

- "While storing" followed by a text box containing the letter "b".
- "Then find" followed by a text box containing "c", a small box containing "1", and the word "times".
- "Else on" followed by a text box containing "f", the text "goto level", and a small box containing "4".

An arrow points from the text "SECONDARY BRANCHING QUALIFIER" below the window to the "Else on" text box.

Figure 5-88. Secondary Branching

With this configuration, the state analyzer will store b until it finds c. If it finds f before it finds c, it will branch to sequence level 4. If you have specified a storage macro in the next to last sequence level, the **Else on** statement will not appear in that level since a secondary branching qualifier already exists for that level.

In the last sequence level, which only specifies states that are to be stored, the secondary branching qualifier statement looks like that shown below.

The image shows a dialog box titled "Sequence Level 7". At the top right is a "Done" button. Below the title are two buttons: "Insert Level" on the left and "Delete Level" on the right. In the center, there is a "Store" label followed by a text input field containing the text "anystate". Below that, there is an "On" label followed by a text input field containing the letter "e", and then the text "goto level 6".

Figure 5-89. Secondary Branch Qualifier in Last Sequence Level

In this example, as the state analyzer stores anystate, it will branch to sequence level 6 if it finds the state given by qualifier e.

The trigger sequence level is used as a boundary for branching between levels. This level and the levels that occur before it cannot branch to levels that occur after the trigger level, and vice versa. Therefore if there are eight sequence levels and level 5 is the trigger sequence level, then levels 1 through 5 can branch to levels 1 through 5 only, and levels 6 through 8 can branch to levels 6 through 8 only.

You can tell if secondary branch qualifiers have been specified by looking at the **Sequence Levels** display. Figure 5-90 shows how the display looks with the configuration that was given in figure 5-88. An arrow is drawn out of level 2, indicating that branching originates from that level, and an arrow is drawn to level 4 to indicate that a branch is going to that level.




Figure 5-90. Branching Between Sequence Levels

Each sequence level can branch to only one level through a secondary branching qualifier. However, the number of times to which a level can be branched is limited only by the number of levels present. A level can have only one arrow pointing away from it, but it can have two pointing to it if more than one other level is branching to it. An example of this is shown in the figure below. The arrow with two tails indicates that a level above and a level below branch to this level




Figure 5-91 Multiple Branching Between Levels

- ④ **Count** The Count field allows you to place tags on states so you can count them. Counting cuts the acquisition memory in half from 1k to 512, and the maximum clock rate is reduced to 16.67 MHz.

Selecting this field gives you the following pop-up menu.




Figure 5-92. Count Pop-up Menu

Off. If you select **Off**, the states are not counted in the next measurement.


Time. If you select **Time** counting, the time between stored states is measured and displayed (after the next run) in the **State Listing** under the label **Time**. The time displayed can be either relative to the previous state or to the trigger. The maximum time between states is 48 hours.

An example of a state listing with time tagging relative to the previous state is shown below.

MACHINE 2 - State Listing			
Markers: <input type="checkbox"/> Off			
Label	Base	Hex	Time
-0007	4E75		1.76 us
-0006	3000		1.24 us
-0005	0000		1.24 us
-0004	853C		1.24 us
-0003	B03C		1.24 us
-0002	00FF		1.25 us
-0001	5778		1.24 us
+0000	B03C		1.24 us
+0001	51FA		1.76 us
+0002	B03C		1.24 us
+0003	0000		2.00 us
+0004	8930		1.48 us
+0005	4EFA		1.24 us
+0006	FF9A		1.28 us
+0007	61E6		1.72 us
+0008	B03C		1.24 us

Figure 5-93. Relative Time Tagging

An example of a state listing with time tagging relative to the trigger is shown below.



Label	Base	Hex	Time
-0007		4E75	-8.72 us
-0006		3000	-7.48 us
-0005		0000	-6.24 us
-0004		8920	-5.00 us
-0003		B03C	-3.76 us
-0002		00FF	-2.48 us
-0001		67FB	-1.24 us
+0000		B03C	0.00 us
+0001		61FA	1.76 us
+0002		B03C	3.00 us
+0003		0000	5.00 us
+0004		8920	6.48 us
+0005		4EFA	7.72 us
+0006		FF9A	9.00 us
+0007		61E6	10.72 us
+0008		B03C	11.96 us

Figure 5-94. Absolute Time Tagging

States. State tagging counts the number of qualified states between each stored state. If you select this option, you will see a qualifier pop-up menu like that shown in figure 5-70. You select the qualifier for the state that you want to count.

In the **State Listing**, the state count is displayed (after the next run) under the label **States**. The count can be relative to the previous stored state or to the trigger. The maximum count is 4.4×10^{E12} .

An example of a state listing with state tagging relative to the previous state is shown below.

The screenshot shows a window titled "State Listing" with a "Markers" field set to "DT". Below is a table with the following data:

Label	Base	H	He	States	Fe1
-0004	0000			0	
-0001	0000			0	
-0002	0000			0	
-0001	0000			1	
+0000	0000			2	
+0001	8950			0	
+0002	8950			2	
+0003	8950			3	
+0004	8950			2	
+0005	8950			3	
+0006	8950			2	
+0007	8950			3	
+0008	8950			2	

Figure 5-95. Relative State Tagging

An example of a state listing with state tagging relative to the trigger is shown below.

Label	Hex	State
-0004	0000	-3
-0003	0000	-3
-0002	0000	-3
-0001	0000	-2
+0000	8020	0
+0001	8030	0
+0002	8030	2
+0003	8030	5
+0004	8030	7
+0005	8030	10
+0006	8030	12
+0007	8030	15
+0008	8030	17

Figure 5-96. Absolute State Tagging

- ⑤ **Prestore** Prestore allows you to store two qualified states before each state that is stored. There is only one qualifier that enables prestore for each sequence level. If you select this field, you will see a pop-up with the options **Off** and **On**. Selecting **On** gives you a qualifier pop-up menu like that in figure 5-70, from which you choose the pattern, range or combination of patterns and ranges that you want to prestore.

During a measurement, the state analyzer stores in prestore memory occurrences of the states you specify for prestore. A maximum of two occurrences can be stored. If there are more than two occurrences, previous ones are pushed out. When the analyzer finds a state that has been specified for storage, the prestore states are pushed on top of the stored state in memory and are displayed in the **State Listing**.

Qualifier and Pattern Fields

The qualifier and pattern fields appear at the bottom of the **State Trace Specification** menu. They allow you to specify patterns for the qualifiers that are used in the sequence levels.




Figure 5-97 Qualifier and Pattern Fields

- ① **Label** The **Label** fields display the labels that you specified in the **State Format Specification** menu. The labels appear in the order that you specified them; however, you can change the order. Select one of the label fields and you will see a pop-up menu with all the labels. Decide which label you want to appear in the label field and select that label. The label that was there previously switches positions with the label you selected from the pop-up.
- ② **Base** The base fields allow you to specify the numeric base in which you want to define a pattern for a label. The base fields also let you use a symbol that was specified in the **State Symbol Table** for the pattern. Each label has its own base defined separately from the other labels. If you select one of the base fields, you will see the following pop-up menu. Decide which base you want to define your pattern in and select that option.




Figure 5-98 Numeric Base Pop-up Menu

One of the options in the **Base** pop-up is **ASCII**. It allows you to see the ASCII characters that are represented by the pattern you specify in the pattern fields.

Note

You cannot define ASCII characters directly. You must first define the pattern in one of the other numeric bases; then you can switch the base to ASCII to see the ASCII characters.

The **Symbol** option in the **Base** pop-up allows you to use a symbol that has been specified in the **State Symbol Tables** as a pattern. In the pattern fields you specify the symbols you want to use.

- ③ **Qualifier Field** If you select the qualifier field, you will see the following pop-up menu.




Figure 5-99. Qualifier Field Pop-up Menu

Patterns. The pattern recognizers are in two groups of four: a-d and e-h. If you select one of these two options, the qualifier field will contain only those pattern recognizers. For instance, the qualifier field in figure 5-97 contains only the recognizers a-d.

Ranges. If you select the range option, the qualifier and pattern fields look similar to that shown below.




Figure 5-100. Range Qualifier and Pattern Fields

Only one range can be defined, and it can be defined over only one label, hence over only 32 channels. The channels don't have to be adjacent to each other. The logic analyzer selects the label over which the range will be defined by looking at the labels in order and choosing the first one that has channels assigned under only two pods. A label that contains channels from more than two pods cannot be selected for range definition. If all the labels have channels assigned under more than two pods, the range option is not offered in the qualifier field pop-up menu. However, in the HP 1651A, the range option will always be offered since the analyzer has only two pods.

- ④ **Pattern Fields** The pattern fields allow you to specify the states that you want the state analyzer to search for and store. Each label has its own pattern field that you use to specify a pattern for that label (if you are defining a pattern for a pattern recognizer).

During a run, the state analyzer looks for a specified pattern in the data. When it finds the pattern, it either stores the state or states, or it triggers, depending on the step that the sequencer is on.

6

Interpreting the Displays

Introduction

This chapter describes the Timing Waveforms and State Listing menus and how to interpret them. It also tells you how to use the fields in each of these menus to manipulate the displayed data so you can find your measurement answers.

The Timing Waveforms Menu

The Timing Waveforms menu is the display menu of the timing analyzer. It is accessed by the DISPLAY key on the front panel when the timing analyzer is on. It will automatically be displayed when you press RUN.

There are two different areas of the timing waveforms display: the menu area and the waveforms area. The menu area is in the top one-fourth of the screen and the waveforms area is the bottom three-fourths of the screen.




Figure 6-1. Timing Waveforms Menu

The waveforms area displays the data that the timing analyzer acquires. The data is displayed in a format similar to an oscilloscope with the horizontal axis representing time and the vertical axis representing amplitude. The basic differences between an oscilloscope display and the timing waveforms display are: in the timing waveforms display the vertical axis only displays highs (above threshold) and lows (below threshold). Also, the waveform lows are represented by a thicker line for easy differentiation.




Figure 6.2. Timing Waveforms Menu with 24 Waveforms.

Timing Waveforms Menu Fields

The menu area contains fields that allow you to change the display parameters, place markers, and display waveform measurement parameters.




Figure 6.3. Timing Waveforms Menu Fields

Markers

The Markers field allows you to specify how the X and O markers will be positioned on the timing data. The options are:

- Off
- Time
- Patterns
- Statistics

Markers Off/ Sample Period

When the markers are off they are not visible and the sample period is displayed. In transitional timing mode, the sample period will always be 10 ns. In Glitch, the sample period is controlled by the Time/Div setting and can be monitored by turning the markers off

Note

The sample period displayed is the sample period of the last acquisition. If you change the Time/Div setting, you must press RUN to initiate another acquisition before the sample period is updated.

Although the markers are off, the logic analyzer still performs statistics, so if you have specified a stop measurement condition the measurement will stop if the pattern specified for the markers is found




Figure 6-4. Markers Off

Markers Time

When the markers are set to Time, you can place the markers on the waveforms at events of interest and the logic analyzer will tell you:

- Time X to Trigger)
- Time O to Trigger)
- Time X to O

To position the markers, move the cursor to the field of the marker you wish to position and press SELECT. A pop-up will appear showing the current time for that marker. Either rotate the KNOB

or enter a numeric value from the keypad to change the position of that marker. Pressing SELECT when you are finished positions the marker and closes the pop-up.

When the cursor is on either the X to Trig or O to Trig fields, you can also enter a value directly from the keypad without pressing SELECT.




Figure 6-5. Markers Time

The Time X to O field will change according to the position of the X and O markers. If you place the cursor on the Time X to O field and press SELECT, another pop-up will appear showing you all three times: X to Trigger, O to Trigger, and Time X to O.




Figure 6-6. Time X to O Pop-up

If you rotate the KNOB while this pop-up is open, both X and O markers will move, but the relative placement between them will not change.

Markers Patterns When the markers are set to patterns, you can specify the patterns on which the logic analyzer will place the markers. You can also specify how many occurrences of each marker pattern the logic analyzer looks for. This use of the markers allows you to find time between specific patterns in the acquired data.




Figure 6.7. Markers Patterns

Patterns for each marker (X and O) can be specified. Patterns can be specified for both markers in each label. The logic analyzer searches for the logical "and" of patterns for all labels even though only one label can be displayed at a time. You can also specify whether the marker is placed on the pattern at the beginning of its occurrence (entering) or at the end of its occurrence (leaving).

Another feature of markers set to patterns is the Stop measurement when Time X-O _____. The options are:

- Off
- Less than
- Greater than
- In range
- Not in range

With this feature you can use the logic analyzer to look for a specified time or range of time between the marked patterns and have it stop acquiring data when it sees this time between markers. (The X marker must precede the O marker.)

Note

The upper and lower range boundaries must not be the same value. For example, if you want to stop a measurement when the X and O markers are in range of 200 ns, you should set the range values to 190 ns and 210 ns. This eliminates erroneous measurement termination.

Markers Statistics When statistics are specified for markers, the logic analyzer will display the:

- Number of total runs
- Number of valid runs (runs where markers were able to be placed on specified patterns)
- Minimum time between the X and O markers
- Maximum time between the X and O markers
- Average time between the X and O markers

Statistics are based on the time between markers which are placed on specific patterns. If a marker pattern is not specified, the marker will be placed on the trigger point by the logic analyzer. In this case, the statistical measurement will be the time from the trigger to the specified marker.

How the statistics will be updated depends on the timing trace mode (repetitive or single).

In repetitive, statistics will be updated each time a valid run occurs until you press STOP. When you press RUN after STOP, the statistics will be cleared and will restart from zero

In single, each time you press RUN an additional valid run will be added to the data and the statistics will be updated. This will continue unless you change the placement of the X and O markers between runs.

Accumulate Mode Accumulate mode is selected by toggling the Accumulate ON/OFF field in the Timing Waveforms menu. When accumulate is on, the timing analyzer displays the data from a current acquisition on top of the previously acquired data.

When the old data is cleared depends on whether the trace mode is in single or repetitive. In single, new data will be displayed on top of the old each time RUN is selected as long as you stay in the Timing Waveforms menu between runs. Leaving the Timing Waveforms menu always clears the accumulated data. In repetitive mode, data is cleared from the screen only when you start a run after stopping acquisition with the STOP key.

AT _____
Marker _____ The At X (or O) Marker _____ fields allow you to select either the X or O markers. You can place these markers on the waveforms of any label and have the logic analyzer tell you what the pattern is. For example, in the timing waveforms display (figure 6-8), the number 35 to the right of the Delay _____ field is the pattern in hexadecimal that is marked by the O marker. The base of the displayed field is determined by the base of the specified label you selected in the Timing Trace menu.

Time/Div (time per division) Field

The time per division field allows you to change the width of the time window of the Timing Waveforms menu.

When the pop-up is open you can change the time per division by rotating the KNOB or entering a numeric value from the keypad. When you rotate the KNOB, the time per division increments or decrements in 1-2-5 sequence from 10 ns/div to 50 ms/div

Note

Sample period is fixed at 10 ns in the Transitional acquisition mode.

When you enter a value from the keypad, the time per division does not have to be a 1-2-5 sequence.

Note

In Glitch mode, changing the Time/Div setting changes the sample period for the next run. To view the sample period after the next run, turn the markers off if they are on and press RUN.

Delay Field

The Delay field allows you to enter a delay. The delay can be either positive or negative. Delay allows you to place the time window (selected by Time/Div) of the acquired data at center screen.

The inverted triangle in the horizontal center of the waveforms area of the display represents trigger + delay. The vertical dotted line represents the trigger point (see figure 6-10)




Figure 6-10. Trigger and Trace Points

If you want to trace after the trigger point, enter a positive delay. If you want to trace before the trigger point (similar to negative time), enter a negative delay. The logic analyzer is capable of maximum delays of .2500 seconds to +2500 seconds. In Transitional mode the maximum delay is determined by the number of transitions of the incoming data. Data may not be displayed at all settings of Time/Div and Delay.

In Glitch mode the maximum delay is 25 seconds, which is controlled by memory and sample period (512 x 50ms). The sample rate is also dependent on the delay setting. It is represented by the following formula.

if delay < 20 ns
Hwdelay = 20 ns (this is an instrument constant)

if delay > 10 ms
Hwdelay = 10 ms

else Hwdelay = delay (delay setting in timing waveforms menu)

Sample period = larger of:

Time/Div - 25 or

absolute value [(delay - Hwdelay) - 256]

If sample period > 50 ms

Then sample period = 50 ms

The State Listing Menu

The State Listing menu is the display menu of the state analyzer. It is accessed by the DISPLAY key on the front panel when the state analyzer is on. It will automatically be displayed when you press RUN.

There are two different areas of the state listing display, the menu area and the listing area. The menu area is in the top one-fourth of the screen and the listing area is the bottom three-fourths of the screen.

The listing area displays the data that the state analyzer acquires. The data is displayed in a listing format as shown below

Label	Base	DATA Hex	ADDR Hex	Time Rel	UDS Hex	DTAC Hex	P/H Hex	ADDR Hex
-0007		00FF	0080CA	1.28 us				
-0006		6730	0080CC	1.24 us				
-0005		48E7	0080CE	1.24 us				
-0004		4E75	0080FE	1.76 us				
-0003		3000	008900	1.24 us				
-0002		0000	0004F4	1.24 us				
-0001		8930	0004F6	1.24 us				
0000		803C	008930	1.24 us				
+0001		00FF	008922	1.28 us				
+0002		67F8	008924	1.24 us				
+0003		603C	008926	1.24 us				
+0004		61FA	00892E	1.76 us				
+0005		803C	008930	1.24 us				
+0006		0000	0004F4	2.00 us				
+0007		8930	0004F6	1.48 us				
+0008		4EFA	008924	1.24 us				

Figure 6-11. State Listing Menu

This listing display shows you 16 of the possible 1024 lines of data at one time. You can use the ROLL keys and the KNOB to roll the listing to the lines of interest.

The column of numbers at the far left represents the location of the acquired data in the state analyzer's memory. The trigger state is always 0000. At the vertical center of this column you will see a box containing a number. The box is used to quickly select another location in the state listing.

The rest of the columns (except the Time/States column) represent the data acquired by the state analyzer. The data is grouped by label and displayed in the number base you have selected (hexadecimal is the default base).

When the Time or States option is selected in the Count field (State Trace Specification Menu), the acquired data will be displayed with time or state tags.

The Time column displays either the Relative time (time from one state to the next) or Absolute time (time from each state to the trigger).

The States column displays the number of qualified states Relative to the previously stored state or the trigger (absolute).

State Listing Menu Fields

The menu area contains fields that allow you to change the display parameters, place markers, and display listing measurement parameters.




Figure 6-12. State Listing Menu Fields

Markers The Markers field allows you to specify how the X and O markers will be positioned on the state listing. The State Trace Specifications menu options are:

If Count is Off:

- Off
- Pattern

If Count is on Time:

- Off
- Pattern
- Time
- Statistics

If Count is on State:

- Off
- Pattern
- State

Markers Off When the markers are off they are not displayed, but are still placed at the specified points in the data. If Stop measurement is on and the Stop measurement criteria are present in the data, the measurement will stop even though the markers are off.

Markers Patterns When the markers are set to patterns, you can specify patterns on which the logic analyzer will place the markers. You can also specify how many occurrences of each marker pattern the logic analyzer looks for. This use of the markers allows you to find a specific pattern for each label in the acquired data.



Figure 6-13. Markers Patterns

Patterns for each marker (X and O) can be specified. They can be specified for both markers in each label. The logic analyzer searches for the logical “and” of patterns in all labels.

In the Find X (O)-pattern 0 from Trigger field you specify how many occurrences of the marked pattern from a reference point you want the logic analyzer to search for. The reference points are:

- Trigger
- Start (of a trace)
- X Marker (only available in O marker pattern specification)



Figure 6-14. Search Reference Pop-up

Another feature of markers set to patterns is the Stop measurement when Time X-O _____, which is found in the Specify Stop Measurement field. The options are

- Off
- Less than
- Greater than
- In range
- Not in range

With this feature you can use the logic analyzer to look for a specified time or range of time between the marked patterns and to stop acquiring data when it finds this time between markers. The X marker must precede the O marker.

Note

The upper and lower range boundaries must not be the same value. For example, if you want to stop a measurement when the X and O markers are in range of 200 ns, you should set the range values to 190 ns and 210 ns. This eliminates erroneous measurement termination.

Markers Time When the markers are set to Time, you can place the markers on states in the listing of interest and the logic analyzer will tell you:

- Time X to Trigger)
- Time O to Trigger)
- Time X to O

To position the markers, move the cursor to the field of the marker you wish to position and press SELECT. A pop-up will appear showing the current time for that marker. Either rotate the KNOB or enter a numeric value from the keypad to change the position of that marker. Pressing SELECT when you are finished positions the marker and closes the pop-up.



Figure 6-15. Markers Time

The Time X to O field will change according to the position of the X and O markers. It displays the total time between the states marked by the X and O markers.

Markers Statistics When statistics are specified for markers, the logic analyzer will display the:

- Number of total runs
- Number of valid runs (runs where markers were able to be placed on specified patterns)
- Minimum time between the X and O markers
- Maximum time between the X and O markers
- Average time between the X and O markers

How the statistics will be updated depends on the state trace mode (repetitive or single).

In repetitive, statistics will be updated each time a valid run occurs until you press STOP. When you press RUN after STOP, the statistics will be cleared and will restart from zero.

In single, each time you press RUN an additional valid run will be added to the data and the statistics will be updated. This will continue unless you change the placement of the X and O markers between runs.

Pattern >_____ Field You use the Pattern >_____ field to specify the patterns for the X and O markers for each label. When x-pattern is specified in the Find _____ from _____ field, the pop-ups in the Pattern >_____ field allow you to specify a pattern for the X marker in each label.

When the O-pattern is specified, the pop-ups in the Pattern >_____ field allow you to specify the patterns for the O marker in each label.

Timing/State Mixed Mode Display

When both timing and state analyzers are on you can display both the State Listing and the Timing Waveforms simultaneously as shown.




Figure 6-16 Timing/State Mixed Mode Display

The data in both parts of the display can be time-correlated as long as Count (State Trace menu) is set to Time.

The markers for the State Listing and the Timing Waveform in time-correlated Mixed Mode are different from the markers in the individual displays. You will need to place the markers on your points of interest in the time-correlated Mixed Mode even though you have placed them in the individual displays.

State/State Mixed Mode Display

When two state analyzers are on, the logic analyzer will display both state listings as shown below. Data from state machine 1 is the data with the normal memory location columns filled and with normal black on white video. State machine 2 data is interlaced and displayed in inverse video (white on black). Its memory locations are offset to the right in a column.

To time-correlate data from two state machines, you must set the Count (State Trace menu) for both machines to Time

Label	BESP	FDD	ADDR	Time	DATA
		Hex	Hex	Pal	Hex
0000			FFFF	60 ns	FFF
+0001			88C4	1.52 us	88C4
+0001			61E6	240 ns	
+0002			88C6	1.00 us	88C6
+0002			FFFF	240 ns	
+0003			04F0	1.00 us	04F0
+0003			FFFF	240 ns	
+0004			04F2	1.00 us	04F2
+0004			803C	240 ns	
+0005			88C8	1.00 us	88C8
+0005			00FF	280 ns	
+0006			88CA	900 ns	88CA
+0006			673C	280 ns	
+0007			88CC	1.00 us	88CC
+0007			4BE7	240 ns	

Figure 6-17. Two State Machine Mixed Mode Display.

The markers for a State/State time-correlated Mixed Mode will be the same as the markers placed in each of the individual State Listings.

Time-Correlated Displays

The HP1650A/51A Logic Analyzers can time-correlate data between the timing analyzer and the state analyzer (see Timing/State Mixed Mode Display) and between two state analyzers (see State/State Mixed Mode Display)

The logic analyzer uses a counter to keep track of the time between the triggering of one analyzer and the triggering of the second. It uses this count in the mixed mode displays to reconstruct time-correlated data.

7

Using the Timing Analyzer

Introduction

In this chapter you will learn how to use the timing analyzer by setting up the logic analyzer to make a simple measurement. We give you the measurement results as actually measured by the logic analyzer, since you may not have the same circuit available.

The exercise in this chapter is organized in a task format. The tasks are ordered in the same way you will most likely use them once you become an experienced user. The steps in this format are both numbered and lettered. The numbered steps state the step objective. The lettered steps explain how to accomplish each step objective. There is also an example of each menu after it has been properly set up.

How you use the steps depends on how much you remember from chapters 1 through 4 of the *Getting Started Guide*. If you can set up each menu by just looking at the menu picture, go ahead and do so. If you need a reminder of what steps you need to perform, follow the numbered steps. If you still need more information about "how," use the lettered steps.

When you have finished configuring the logic analyzer for this exercise, you can load a file from the operating system disc. This file configures the logic analyzer the same way it is configured for this exercise. It also loads the same data acquired for this exercise so you can see what it looks like on screen.

In order to learn how to configure the logic analyzer, we recommend that you follow the exercise to "Acquiring the Data" before loading the file from the disc.

You can also compare your configuration with the one on the disc by printing it (if you have a printer) or making notes before you load the file.

**Problem Solving
with the
Timing Analyzer**

In this exercise, assume you are designing a dynamic RAM memory (DRAM) controller and you must verify the timing of the row address strobe (RAS) and the column address strobe (CAS). You are using a 4116 dynamic RAM and the data book specifies that the minimum time from when LRAS is asserted (goes low) to when LCAS is no longer asserted (goes high) is 250 ns. You could use an oscilloscope but you have an HP 1650A/51A on your bench. Since the timing analyzer will do just fine when you don't need voltage parameters, you decide to go ahead and use the logic analyzer.

**What Am I Going
to Measure?**

After configuring the logic analyzer and hooking it up to your circuit under test, you will be measuring the time (x) from when the RAS goes low to when the CAS goes high, as shown below.




Figure 7-1 RAS and CAS Signals

How Do I Configure the Logic Analyzer?

In order to make this timing measurement, you must configure the logic analyzer as a timing analyzer. By following these steps you will configure Analyzer 1 as the timing analyzer.

If you are in the System Configuration menu you are in the right place to get started and you can start with step 2, otherwise, start with step 1.

1. Using the field in the upper left corner of the display, get the System Configuration menu on screen.
 - a. Place the cursor on the field in the upper left corner of the display and press **SELECT**
 - b. Place the cursor on **System** and press **SELECT**
2. In the System Configuration menu, change Analyzer 1 type to Timing. If analyzer 1 is already a timing analyzer, go on to step 3.
 - a. Place the cursor on the **Type: _____** field and press **SELECT**
 - b. Place the cursor on **Timing** and press **SELECT**




Figure 7.2. System Configuration Menu

3 Name Analyzer 1 "DRAM TEST" (optional)

- a Place the cursor on the **Name:** _____ field of Analyzer 1 and press **SELECT**.
- b With the Alpha Entry pop-up, change the name to "DRAM TEST" (see "How to Enter Alpha Data" in chapter 3 if you need a reminder).

4. Assign pod 1 to the timing analyzer.

- a. Place the cursor on the **Pod 1** field and press **SELECT**.
- b In the Pod 1 pop-up, place the cursor on **Analyzer 1** and press **SELECT**.

Connecting the Probes

At this point, if you had a target system with a 4116 DRAM memory IC, you would connect the logic analyzer to your system.

Since you will be assigning Pod 1 bit 0 to the RAS label, you hook Pod 1 bit 0 to the memory IC pin connected to the RAS signal. You hook Pod 1 bit 1 to the IC pin connected to the CAS signal.

Activity Indicators

When the logic analyzer is connected and your target system is running, you will see `tt` at the right-most end (least significant bits) of the Pod 1 field in the System Configuration menu. This indicates the RAS and CAS signals are transitioning.




Figure 7-3. Activity Indicators

- c. With the Alpha Entry pop-up, change the name of the label to RAS
 - d. Name the second label CAS by repeating steps a through c.
3. Assign the channels connected to the input signals (Pod 1 bits 0 and 1) to the labels RAS and CAS respectively.
- a. Place the cursor on the bit assignment field below Pod 1 and to the right of RAS and press **SELECT**.
 - b. Any combination of bits may be assigned to this pod; however, you will want only bit 0 assigned to the RAS label. The easiest way to assign bits is to press the **CLEAR ENTRY** key to un-assign any assigned bits before you start.
 - c. Place the cursor on the period under the 0 in the bit assignment pop-up and press **SELECT**. This will place an asterisk in the pop-up for bit 0 indicating Pod 1 bit 0 is now assigned to the RAS label. Place cursor on **Done** and press **SELECT** to close the pop-up.
 - d. Assign Pod 1 bit 1 to the CAS label by moving the cursor to bit 1 and pressing **SELECT**.

Specifying a Trigger Condition

To capture the data and then place the data of interest in the center of the display of the **TIMING WAVEFORMS** menu, you need to tell the logic analyzer when to trigger. Since the first event of interest is when the LRAS is asserted (negative-going edge of RAS), you need to tell the logic analyzer to trigger on a negative-going edge of the RAS signal.

1. Select the **TIMING TRACE** menu by pressing the **TRACE** key.
2. Set the trigger so that the logic analyzer triggers on the negative-going edge of the RAS.
 - a. Place the cursor on the **Then find Edge** field under the label RAS, then press **SELECT**.
 - b. Place the cursor on the . (period) in the pop-up and press **SELECT** once. Pressing **SELECT** once in this pop-up changes a period to ↓ which indicates a negative-going edge.
 - c. Place the cursor on **Done** and press **SELECT**. The pop-up closes and a \$ will be located in this field. The \$ indicates an edge has been specified even though it can't be shown in the HEX base.

The screenshot shows a menu titled "DRAM TEST - TIMING TRACE SPECIFICATION". The settings are as follows:

- Trace mode: Single
- Armed by: Run
- Acquisition mode: Transitional
- Label: RAS (selected), CAS
- Base: Hex (selected), Hex
- Find Pattern: x (selected), x
- present for: ↓ (selected), 30 ns
- Then find Edge: \$ (selected), []

Figure 7-5. Trigger Edge Specified

Acquiring the Data

Now that you have configured and connected the logic analyzer, you acquire the data for your measurement by pressing the **RUN** key. The logic analyzer will look for a negative edge on the RAS signal and trigger if it sees one. When it triggers, the display switches to the **TIMING WAVEFORMS** menu.




Figure 7-6. Timing Waveforms Menu

The RAS label shows you the RAS signal and the CAS label shows you the CAS signal. Notice the RAS signal goes low at or near the center of the waveform display area (horizontal center).

Now is the time to load the timing measurement demo file from the disc if you wish. The file name is **TIMINGDEMO**. Follow the procedure in Appendix B to load the file.

The Timing Waveforms Menu

The TIMING WAVEFORMS menu differs from the other menus you have used so far in this exercise. Besides displaying the acquired data, it has menu fields that you use to change the way the acquired data is displayed and fields that give you timing answers. Before you can use this menu to find answers, you need to know some of the special symbols and their functions. The symbols are:

- The X and O
- The ▼
- The vertical dotted line

The X and O The X and O are markers you use to find your answer. You place them on the points of interest on your waveforms, and the logic analyzer displays the time between the markers. The X and O markers will be in the center of the display when X to trigger and O to trigger are both 0.000 s (see example below).




Figure 7-7. X & O Markers

The ▼ The ▼ (inverted triangle) indicates the trace point. Remember, trace point = trigger + delay. Since delay in this example is 0.000 s, you will see the negative-going edge of the RAS signal at center screen under the ▼.

The Vertical Dotted Line The vertical dotted line indicates the trigger point you specified in the TIMING TRACE SPECIFICATION menu. The vertical dotted line is at center screen under the ▼ and is superimposed on the negative-going edge of the RAS signal.




Figure 7-8. The ▼ and Vertical Dotted Line

Configuring the Display

Now that you have acquired the RAS and CAS waveforms, you need to configure the TIMING WAVEFORMS menu for best resolution and to obtain your answer.

Display Resolution

You get the best resolution by changing the **Sec/Div** to a value that displays one negative-going edge of both the RAS and CAS waveforms. Set the **Sec/Div** by following these steps.



Figure 7-9. RAS and CAS Signals

- 1 Place the cursor on **Sec/Div** and press **SELECT**. The **Sec/Div** pop-up appears, showing you the current setting.
- 2 While the pop-up is present, rotate the **KNOB** until your waveform shows you only one negative-going edge of the RAS waveform and one positive-going edge of the CAS waveform (see above). In this example 200 ns is best.




Figure 7-10 Changing Sec/Div

Making the Measurement

What you want to know is how much time elapses between the time RAS goes low and the time CAS goes high again. You will use the X and O markers to quickly find the answer. Remember, you specified the negative-going edge of the RAS to be your trigger point; therefore, the X marker should be on this edge if **X to Trig** = 0. If not, follow steps 1 and 2.

1. Place the cursor on the **X to Trig** field and press **SELECT**. A pop-up will appear showing you the current time from the X marker to the trigger, however, you don't need to worry about this number now.
2. Rotate the **KNOB** to place the X marker on the negative-going edge of the RAS waveform and press **SELECT**. The pop-up closes and displays **X to Trig** = 0.000 s.
3. Place the cursor on **O to Trig** and press **SELECT**. Repeat step 2 except place the O marker on the positive-going edge of the CAS waveform and press **SELECT**. The pop-up closes and displays **O to Trig** = 710 ns.




Figure 7-11. Marker Placement

Finding the Answer

Your answer could be calculated by adding the X to Trig and O to Trig times, but you don't need to bother. The logic analyzer has already calculated this answer and displays it in the Time X to O _____ field.

This example indicates the time is 710 ns. Since the data book specifies a minimum of 250 ns, it appears your DRAM controller circuit is designed properly.




Figure 7-12. Time X to O

Summary

You have just learned how to make a simple timing measurement with the HP 1650A/51A logic analyzer. You have:

- specified a timing analyzer
- assigned pod 1
- assigned bits
- assigned labels
- specified a trigger condition
- learned which probes to connect
- acquired the data
- configured the display
- set the Sec/Div for best resolution
- positioned the markers for the measurement answer

You have seen how easy it is to use the timing analyzer to make timing measurements that you could have made with a scope. You can use the timing analyzer for any timing measurement that doesn't require voltage parametrics or doesn't go beyond the accuracy of the timing analyzer.

The next chapter teaches you how to use the state analyzer. You will go through a simple state measurement in the same way you did the timing measurement in this chapter.

8

Using the State Analyzer

Introduction

In this chapter you will learn how to use the state analyzer by setting up the logic analyzer to make a simple state measurement. We give you the measurement results as actually measured by the logic analyzer, since you may not have the same circuit available.

The exercise in this chapter is organized in a task format. The tasks are in the same order you will most likely use them once you become experienced. The steps in this format are both numbered and lettered. The numbered steps state the step objective. The lettered steps explain how to accomplish each step objective. There is also an example of each menu after it has been properly set up.

How you use the steps depends on how much you remember from chapters 1 through 4 of the *Getting Started Guide*. If you can set up each menu by just looking at the menu picture, go ahead and do so. If you need a reminder of what steps to perform, follow the numbered steps. If you still need more information about "how," use the lettered steps.

When you have finished configuring the logic analyzer for this exercise, you can load a file from the operating system disc. This file configures the logic analyzer the same way it is configured for this exercise. It also loads the same data acquired for this exercise so you can see what it looks like on screen.

In order to learn how to configure the logic analyzer, we recommend that you follow the exercise to "Acquiring the Data" before loading the file from the disc.

You can also compare your configuration with the one on the disc by printing it (if you have a printer) or making notes before you load the file.

**Problem Solving
with the
State Analyzer**

In this example assume you have designed a microprocessor controlled circuit. You have completed the hardware, and the software designer has completed the software and programmed the ROM (read only memory). When you turn your circuit on for the first time, your circuit doesn't work properly. You have checked the power supply voltages and the system clock and they are working properly.

Since the circuit has never worked before, you and the software engineer aren't sure if it is a hardware or software problem. You need to do some testing to find a solution.

**What Am I Going
to Measure?**

You decide to start where the microprocessor starts when power is applied. We will describe a 68000 microprocessor; however, every processor has similar start-up routines.

When you power up a 68000 microprocessor, it is held in reset for a specific length of time before it starts doing anything to stabilize the power supplies. The time the microprocessor is held in reset ensures stable levels (states) on all the devices and buses in your circuit. When this reset period has ended, the 68000 performs a specific routine called "fetching the reset vector."

The first thing you check is the time the microprocessor is held in reset. You find the time is correct. The next thing to check is whether the microprocessor fetches the reset vector properly.

The steps of the 68000 reset vector fetch are:

1. Set the stack pointer to a location you specify, which is in ROM at address locations 0 and 2.
2. Find the first address location in memory where the microprocessor fetches its first instruction. This is also specified by you and stored in ROM at address locations 4 and 6.

What you decide to find out is:

1. What ROM address does the microprocessor look at for the location of the stack pointer, and what is the stack pointer location stored in ROM?
2. What ROM address does the microprocessor look at for the address where its first instruction is stored in ROM, and is the instruction correct?
3. Does the microprocessor then go to the address where its first instruction is stored?
4. Is the executable instruction stored in the first instruction location correct?

Your measurement, then, requires verification of the sequential addresses the microprocessor looks at, and of the data in ROM at these addresses. If the reset vector fetch is correct (in this example), you will see the following list of numbers in HEX (default base) when your measurement results are displayed.

```
+0000 000000 0000  
+0001 000002 04FC  
+0002 000004 0000  
+0003 000006 8048  
+0004 008048 3E7C
```

This list of numbers will be explained in detail later in this chapter in "The State Listing."

How Do I Configure the Logic Analyzer?

In order to make this state measurement, you must configure the logic analyzer as a state analyzer. By following these steps you will configure Analyzer 1 as the state analyzer.

If you are in the System Configuration menu you are in the right place to get started and you can start with step 2; otherwise, start with step 1.

- 1 Using the field in the upper left corner of the display, get the System Configuration menu on screen
 - a Place the cursor on the field in the upper left corner of the display and press **SELECT**.
 - b Place the cursor on **System** and press **SELECT**.
- 2 In the System Configuration menu, change the Analyzer 1 type to **State**. If Analyzer 1 is already a state analyzer, go on to step 3.
 - a Place the cursor on the **Type: _____** and press **SELECT**.
 - b Place the cursor on **State** and press **SELECT**.




Figure 8-1. System Configuration Menu

3. Name Analyzer 1 **68000STATE** (optional)
 - a. Place the cursor on the **Name:** _____ field of Analyzer 1 and press **SELECT**.
 - b. With the Alpha Entry pop-up, change the name to **68000STATE**.
4. Assign pods 1, 2, and 3 to the state analyzer.
 - a. Place the cursor on the **Pod 1** field and press **SELECT**.
 - b. In the Pod 1 pop-up, place the cursor on **Analyzer 1** and press **SELECT**.
 - c. Repeat steps a and b for pods 2 and 3.

Connecting the Probes

At this point, if you had a target system with a 68000 microprocessor, you would connect the logic analyzer to your system. Since you will be assigning labels **ADDR** and **DATA**, you hook the probes to your system accordingly:

- Pod 1 probes 0 through 15 to the data bus lines D0 through D15.
- Pod 2 probes 0 through 15 to the address bus lines A0 through A15.
- Pod 3 probes 0 through 7 to the address bus lines A16 through A23.
- Pod 1, CLK (J clock) to the address strobe (LAS).

Activity Indicators

When the logic analyzer is connected and your target system is running, you will see \uparrow in the Pod 1, 2, and 3 fields of the System Configuration menu. This indicates which signal lines are transitioning.




Figure 8-2. Activity Indicates

Configuring the State Analyzer

Now that you have configured the system, you are ready to configure the state analyzer. You will be:

- Creating two names (labels) for the input signals
- Assigning the channels connected to the input signals
- Specifying the State (J) clock
- Specifying a trigger condition

1. Display the STATE FORMAT SPECIFICATION menu

a. Press the **FORMAT** key on the front panel.

2. Name two labels, one **ADDR** and one **DATA**.

a. Place the cursor on the top field in the label column and press **SELECT**.

b. Place the cursor on **Modify label** and press **SELECT**.




Figure 8-3. State Format Specification Menu

- c. With the Alpha Entry pop-up, change the name of the label to **ADDR**.
 - d. Name the second label **DATA** by repeating steps a through c
3. Assign Pod 1 bits 0 through 15 to the label **DATA**.
- a. Place the cursor on the bit assignment field below Pod 1 and to the right of **DATA** and press **SELECT**.
 - b. Any combination of bits may already be assigned to this pod, however, you will want all 16 bits assigned to the **DATA** label. The easiest way to assign is to press the **CLEAR ENTRY** key to un-assign any assigned bits before you start.
 - c. Place the cursor on the period under the 15 in the bit assignment pop-up and press **SELECT**. This will place an asterisk in the pop-up for bit 15, indicating Pod 1 bit 15 is now assigned to the **DATA** label. Repeat this procedure until all 16 bits have an asterisk under each bit number. Place the cursor on **Done** and press **SELECT** to close the pop-up.
 - d. Repeat step c for Pod 2 and the **ADDR** label to assign all 16 bits.
 - e. Repeat step c except you will assign the lower eight bits (0 - 7) of Pod 3 to the **ADDR** label.

Specifying the J Clock

If you remember from "What's a State Analyzer" in *Feeling Comfortable With Logic Analyzers*, the state analyzer samples the data under the control of an external clock, which is "synchronous" with your circuit under test. Therefore, you must specify which clock probe you will use for your measurement. In this exercise, you will use the **J** clock, which is accessible through pod 1.

1. Select the STATE FORMAT SPECIFICATION menu by pressing the **FORMAT** key.
2. Set the J Clock to sample on a negative-going edge.
 - a. Place the cursor on the **CLOCK** field and press **SELECT**.
 - b. Place the cursor on the box just to the right of **J** in the pop-up (labeled **OFF**) and press **SELECT**.
 - c. Place the cursor on **1** and press **SELECT**.
 - d. Place the cursor on **Done** and press **SELECT**.




Figure 8-4 Specifying the J Clock.

Specifying a Trigger Condition

To capture the data and place the data of interest in the center of the display of the STATE LISTING menu, you need to tell the state analyzer when to trigger. Since the first event of interest is address 0000, you need to tell the state analyzer to trigger when it detects address 0000 on the address bus.

1. Select the STATE TRACE SPECIFICATION menu by pressing the **TRACE** key.
2. Set the trigger so that the state analyzer triggers on address 0000. If the **Trigger on** option is not already a, perform steps a through d. If the option is a skip to step e.
 - a. Place the cursor on the 1 in the **Sequence Levels** field of the menu and press **SELECT**.




Figure 8-5. State Trace Specification Menu

- b. Place the cursor on the field to the right of the **Trigger on** field and press **SELECT**. Another pop-up appears showing you a list of "trigger on" options. Options a through h are qualifiers. You can assign them a pattern for the trigger specification.

- c. Place the cursor on the a option and press **SELECT**
- d. Place the cursor on **Done** in the **Sequence Levels** pop-up and press **SELECT**.
- e. Place the cursor on the field to the right of the a under the label **ADDR** and press **SELECT**
- f. With the keypad, press 0 (zero) until there are all zeros in the **Specify Pattern:** pop-up and then press **SELECT**.

Your trigger specification now states: "While storing anystate, trigger on "a" once and then store anystate"




Figure 8-6. State Trace Specification

When the state analyzer is connected to your circuit and is acquiring data, it continuously stores until it sees 0000 on the address bus, then it will store anystate until the analyzer memory is filled.

Acquiring the Data

Since you want to capture the data when the microprocessor sends address 0000 on the bus after power-up, you press the RUN key to arm the state analyzer and then force a reset of your circuit. When the reset cycle ends, the microprocessor should send address 0000. trigger the state analyzer and switch the display to the STATE LISTING menu.

We'll assume this is what happens in this example, since the odds that the microprocessor won't send address 0000 are very low.

STATE LISTING

Port: 011

Label	Addr	Hex
-0007	00B936	B03C
-0006	00B92E	61FA
-0005	00B920	B03C
-0004	0004F4	0000
-0003	0004F6	8530
-0002	00B92A	4EFA
-0001	00B92C	FF9A
0000	000000	0000
+0001	000002	04FC
+0002	000004	0000
+0003	000006	864E
+0004	00B043	2E7C
+0005	00B044	0000
+0006	00B04C	04FC
+0007	00B04E	E1DB
+0008	00B050	6100

RESET VECTOR FETCH ROUTINE

Figure 8-7. Reset Vector Fetch Routine

Now is the time to load the state measurement demo file from the disc if you wish. The file name is **STATEDEMO**. Follow the procedure in Appendix B to load the file.

The State Listing

The state listing displays three columns of numbers as shown:

Label State	ADDR	DATA
	HEX	HEX
-0007	00B976	B03C
-0006	00B92E	61F4
-0005	00B970	B03C
-0004	0004F4	0000
-0003	0004F6	8939
-0002	00B32F	4EFA
-0001	00B32C	FF9A
+0000	000000	0000
+0001	000002	04FC
+0002	000004	0000
+0003	000006	8048
+0004	00B046	2E7C
+0005	00B048	0000
+0006	00B04C	04FC
+0007	00B04E	6108
+0008	00B050	6100

STATE LOCATIONS

Figure 8-8. State Locations

The first column of numbers are the state line number locations as they relate to the trigger point. The trigger state is on line +0000 in the vertical center of the list area. The negative numbers indicate states occurring before the trigger and the positive numbers indicate states occurring after the trigger.

The second column of numbers are the states (listed in HEX) the state analyzer sees on the address bus. This column is labeled **ADDR**.

The third column of numbers are the states (listed in HEX) the state analyzer sees on the data bus. This column is labeled **DATA**.

Finding the Answer

Your answer is now found in the listing of states +0000 through +0004

The 68000 always reads address locations 0, 2, 4, and 6 to find the stack pointer location and memory location for the instruction it fetches after power-up. The 68000 uses two words for each of the locations that it is looking for, a high word and a low word. When the software designer programs the ROM, he must put the stack pointer location at address locations 0 and 2. 0 is the high word location and 2 is the low word location. Similarly, the high word of the instruction fetch location must be in address location 4 and the low word in location 6.

Since the software design calls for the reset vector to

1. Set the stack pointer to 04FC
2. Read memory address location 8048 for its first instruction fetch.

You are interested in what is on both the address bus and the data bus in states 0 through 3. You look at the following listing and see that states 0 and 1 do contain address locations 0 and 2 under the ADDR label, indicating the microprocessor did look at the correct locations for the stack pointer data. You also see that the data contained in these ROM locations are 0000 and 04FC, which are correct.

You then look at states 2 and 3. You see that the next two address locations are 4 and 6, which is correct, and the data found at these locations is 0000 and 8048, which is also correct.

```
+0000 000000 0000
+0001 000002 04FC
+0002 000004 0000
+0003 000006 8048
+0004 008048 3E7C
```

So far you have verified that the microprocessor has correctly performed the reset vector search. The next thing you must verify is whether the microprocessor addresses the correct location in ROM that it was instructed to address in state 4 and whether the data is correct in this ROM location. From the listing you see that the address in state 4 is 008048, which is correct, but the instruction found in this location is 2E7C, which is not correct. You have found your problem: incorrect data stored in ROM for the microprocessor's first instruction.

```
+0000 000000 0000 (high word of stack pointer location)
+0001 000002 04FC (low word of stack pointer location)
+0002 000004 0000 (high word of instruction fetch location)
+0003 000006 8048 (low word of instruction fetch location)
+0004 008048 2E7C (first microprocessor instruction)
```

[68000STATE] - STATE LISTING		
Memory: <input type="text" value="Off"/>		
Label	ADDR	DATA
Base	Hex	Hex
-0007	008936	803C
-0006	00892E	61FA
-0005	008930	803C
-0004	0004F4	0000
-0003	0004F6	8930
-0002	008928	4EFA
-0001	00892C	FF9A
+0000	000000	0000
+0001	000002	04FC
+0002	000004	0000
+0003	000006	8048
+0004	008048	2E7C ← INCORRECT DATA
+0005	00804A	0000
+0006	00804C	04FC
+0007	00804E	61DB
+0008	008050	6100

Figure 8-9. Incorrect Data

Summary

You have just learned how to make a simple state measurement with the HP 1650A Logic Analyzer. You have:

- specified a state analyzer
- learned which probes to connect
- assigned pods 1, 2, and 3
- assigned labels
- assigned bits
- specified the J clock
- specified a trigger condition
- acquired the data
- interpreted the state listing

You have seen how easy it is to use the state analyzer to capture the data on the address and data buses. You can use this same technique to capture and display related data on the microprocessor status, control, and various strobe lines. You are not limited to using this technique on microprocessors. You can use this technique any time you need to capture data on multiple lines and need to sample the data relative to a system clock.

The next chapter teaches you how to use the logic analyzer as an interactive timing and state analyzer. You will see a simple measurement that shows you both timing waveforms and state listings and how they are correlated.

If you have an HP 1651A, you do not have enough channels to simultaneously capture all the data for a 68000. But, since you probably aren't working with 16-bit microprocessors, this example is still valuable because it shows you how to make the same kind of measurement on an eight-bit microprocessor.

9

Using the Timing/State Analyzer

Introduction

In this chapter you will learn how to use the timing and state analyzers interactively by setting up the logic analyzer to make a simple measurement. We give you the measurement results as actually measured by the logic analyzer, since you may not have the same circuit available.

The exercise in this chapter is organized differently than the exercises in the two previous chapters. Since you have already set up both the timing and state analyzers, you should be ready to set them up for this measurement by looking at the menu pictures.

Any new set-ups in this exercise will be explained in task format steps like the previous chapters.

How you use the steps depends on how much you remember from chapters 1 through 4 of the *Getting Started Guide*. If you can set up each menu by just looking at the menu picture, go ahead and do so. If you need a reminder of what steps to perform, follow the numbered steps. If you still need more information about "how," use the lettered steps.

When you have finished configuring the logic analyzer for this exercise, you can load a file from the operating system disc. This file configures the logic analyzer the same way it is configured for this exercise. It also loads the same data acquired for this exercise so you can see what it looks like on screen.

In order to learn how to configure the logic analyzer, we recommend that you follow the exercise to "Acquiring the Data" before loading the file from the disc.

You can also compare your configuration with the one on the disc by printing it (if you have a printer) or making notes before you load the file.

**Problem Solving
with the Timing/
State Analyzer**

In this example assume you have designed a microprocessor-controlled circuit. You have completed the hardware, and the software designer has completed the software and programmed the ROM (read-only memory). When you turn your circuit on for the first time, your circuit doesn't work properly. You have checked the power supply voltages and the system clock, and they are working properly.

Since the circuit has never worked before, you and the software engineer aren't sure if it is a hardware or software problem. You need to do some testing to find a solution.

You also notice the circuit fails intermittently. More specifically, it only fails when the microprocessor attempts to address a routine that starts at address 8930.

**What Am I Going
to Measure?**

To see what might be causing the failure, you decide to start where the microprocessor goes to the routine that starts at address 8930.

The first thing you check is whether the microprocessor actually addresses address 8930. The next thing you check is whether the code is correct in all the steps in this routine.

Your measurement, then, requires verification of:

- whether the microprocessor addresses location 8930
- whether all the addresses within the routine are correct
- whether all the data at the addresses in the routine are correct

If the routine is correct, the state listing will display:

```
+0000 008930 B03C
+0001 008932 61FA
+0002 008934 67F8
+0003 008936 B03C
+0004 00892E 61FA
```

**How Do I
Configure the
Logic Analyzer?**

In order to make this measurement, you must configure the logic analyzer as a state analyzer because you want to trigger on a specific state (8930). You also want to verify that the addresses and data are correct in the states of this routine

Configure the logic analyzer so that Analyzer 1 is a state analyzer as shown:




Figure 9-1. System Configuration Menu

**Configuring
the State
Analyzer**

Now that you have configured the system, you are ready to configure the state analyzer.

Configure the STATE FORMAT SPECIFICATION menu as shown:




Figure 9.2. State Format Specification Menu

Configure the STATE TRACE SPECIFICATION menu as shown:




Figure 9.3. State Trace Specification Menu

Connecting the Probes

At this point, if you had a target system with a 68000 microprocessor, you would connect the logic analyzer to your system. Since you will be assigning labels **ADDR** and **DATA**, you will hook the probes to your system accordingly

- Pod 1 probes 0 through 15 to the data bus lines D0 through D15
- Pod 2 probes 0 through 15 to the address bus lines A0 through A15
- Pod 3 probes 0 through 7 to the address bus lines A16 through A23
- Pod 1, **CLK** (J clock) to the address strobe (LAS)

Acquiring the Data

Since you want to capture the data when the microprocessor sends address 8930 on the bus, you press the **RUN** key to arm the state analyzer. If the microprocessor sends address 8930, it will trigger the state analyzer and switch the display to the **STATE LISTING** menu.

We'll assume this is what happens in this example.

Finding the Problem

You look at this listing to see what the data is in states +0000 through +0004. You know your routine is five states long.

The 68000 does address location 8930, so you know that the routine is addressed. Now you need to compare the state listing with the following correct addresses and data:

```
+0000 008930 B03C
+0001 008932 61FA
+0002 008934 67F8
+0003 008936 B03C
+0004 00892E 61FA
```

As you compare the state listing (shown below) with the above data, you notice the data at address 8932 is incorrect. Now you need to find out why.

68000STATE - STATE LISTING		
Markers	D11	
Label	ADDR	DATA
Base	Hex	Hex
-0007	0088CA	110FF
-0006	0088CC	6730
-0005	0088CE	4BE7
-0004	0088FE	4E75
-0003	008900	3000
-0002	000284	0000
-0001	000286	8970
+0000	008930	B03C
+0001	008932	00FF ← INCORRECT DATA
+0002	008934	67F8
+0003	008936	B03C
+0004	00892E	61FA
+0005	008930	B03C
+0006	000284	1000
+0007	000286	8930
+0008	00892A	4EFA

Figure 9-4. Incorrect Data

Your first assumption is that incorrect data is stored to this memory location. Assume this routine is in ROM since it is part of the operating system for your circuit. Since the ROM is programmed by the software designer, you have the software designer verify whether or not the data at address 8932 is correct. The software designer tells you that the data is correct. Now what do you do?

Now it's time to look at the hardware to see if it is causing incorrect data when the microprocessor reads this memory address. You decide you want to see what is happening on the address and data buses during this routine in the time domain.

In order to see the time domain, you need the timing analyzer.

What Additional Measurements Must I Make?

Since the problem exists during the routine that starts at address 8930, you decide you want to see the timing waveforms on the address and data bus when the routine is running. You also want to see the control signals that control the read cycle. You will then compare the waveforms with the timing diagrams in the 68000 data book.

Your measurement, then, requires verification of:

- correct timing of the control signals
- stable addresses and data during the memory read

The control signals you must check are:

- system clock
- address strobe (AS)
- lower and upper data strobes (LDS and UDS)
- data transfer acknowledge (DTACK)
- read/write (R/W)

How Do I Re-configure the Logic Analyzer?

In order to make this measurement, you must re-configure the logic analyzer so Analyzer 2 is a timing analyzer. You leave Analyzer 1 as a state analyzer since you will use the state analyzer to trigger on address 8930.

Configure the logic analyzer so Analyzer 2 is a timing analyzer as shown:




Figure 9-5. System Configuration Menu

Connecting the Timing Analyzer Probes

At this point you would connect the probes of pods 4 and 5 as follows

- Pod 4 bit 0 to address strobe (AS)
- Pod 4 bit 1 to the system clock
- Pod 4 bit 2 to low data strobe (LDS)
- Pod 4 bit 3 to upper data strobe (UDS)
- Pod 4 bit 4 to the read/write (R/W)
- Pod 4 bit 5 to data transfer acknowledge (DTACK)
- Pod 5 bits 0 through 7 to address lines A0 through A7
- Pod 5 bits 8 through 15 to data lines D0 through D7

Using the Timing/State Analyzer

9-8

Configuring the Timing Analyzer

Now that you have configured the system, you are ready to configure the timing analyzer.

Configure the TIMING FORMAT SPECIFICATION menu as shown:




Figure 9-6. Timing Format Specification Menu

Configure the TIMING TRACE SPECIFICATION as shown:




Figure 9-7. Timing Trace Specification Menu

Setting the Timing Analyzer Trigger

Your timing measurement requires the timing analyzer to display the timing waveforms present on the buses when the routine is running. Since you triggered the state analyzer on address 8930, you want to trigger the timing analyzer so the timing waveforms can be time correlated with the state listing.

To set up the logic analyzer so that the state analyzer triggers the timing analyzer, perform these steps:

1. Display the **TIMING TRACE SPECIFICATION** menu.
2. Place the cursor on the **Armed by _____** field and press **SELECT**.
3. Place the cursor on the **68000STATE** option in the pop-up and press **SELECT**.

Your timing trace specification should match the menu shown.




Figure 9-8. Armed by 68000 STATE

Time Correlating the Data

In order to time correlate the data, the logic analyzer must store the timing relationships between states. Since the timing analyzer samples asynchronously and the state analyzer samples synchronously, the logic analyzer must use the stored timing relationship of the data to reconstruct a time correlated display.

To set up the logic analyzer to keep track of these timing relationships, turn on a counter in the **STATE TRACE SPECIFICATION** menu. The following steps show you how.

1. Display the **STATE TRACE SPECIFICATION** menu.
2. Place the cursor in the field just below **Count** on the right side of the display and press **SELECT**.
3. Place the cursor on the **Time** option and press **SELECT**. The counter will now be able to keep track of time for the time correlation.




Figure 9-9 Count Time

Re-acquiring the Data

After you connect the probes of pods 4 and 5 to your circuit, all you have to do is press **RUN**. When the logic analyzer acquires the data, it switches the display to the **STATE LISTING** menu unless you switched one of the other menus to the timing analyzer after reconfiguring the **STATE TRACE** menu. Regardless of which menu is displayed, change the display to the **Mixed mode**.

Now is the time to load the mixed measurement demo file from the disc if you wish. The file name is **MIXEDDEMO**. Follow the procedure in Appendix B to load the file.

Mixed Mode Display

The **Mixed mode** display shows you both the **STATE LISTING** and **TIMING WAVEFORMS** menus simultaneously. To change the display to the **Mixed mode**

- 1 Place the cursor on the field in the upper left corner of the display and press **SELECT**
- 2 Place the cursor on **Mixed mode** and press **SELECT**

You will now see the mixed display as shown:




Figure 9-10 Mixed Mode Display

Interpreting the Display

In the Mixed mode display the state listing is in the top half of the screen and the timing waveforms are in the lower half. The important thing to remember is that you time correlated this display so you could see what is happening in the time domain during the faulty routine.

Notice that the trigger point in both parts of the display is the same as it was when the displays were separate. The trigger in the state listing is in the box containing +0000 and the trigger of the timing waveform is the vertical dotted line

As you look at the mixed display, you notice nothing wrong except the data at address 8932 is incorrect. However, you are seeing only one bit each of the address and the data. To see all the data and addresses in the timing waveform part of the display, you must overlap them.




Figure 9-11. Interpreting the Display

Overlapping Timing Waveforms

Since you see nothing wrong with the timing waveforms so far, you think unstable data may be on the data lines during the read cycle. In order to see unstable data, you must be able to see all the data lines during the read and look for transitions. Overlapping the waveforms allows you to do this. To overlap waveforms, follow these steps:

- 1 Place the cursor on the 00 of the ADDR 00 label and press **SELECT**. The following pop-up opens in which you specify the bit or bits of the address bus you want to overlap.
- 2 Rotate the **KNOB** until all is displayed and press **SELECT**. All the address bits will be overlapped on one line.
- 3 Repeat step 2 except overlap the data bits




Figure 9-12. Overlapping Timing Waveforms

Finding the Answer

As you look at the overlapping waveforms, you notice there are transitions on the data lines during the read cycle, indicating the data is unstable. You have found the probable cause of the problem in this routine. Additional troubleshooting of the hardware will identify the actual cause.




Figure 9-13. Unstable Data

Summary

You have just learned how to use the timing and state analyzers interactively to find a problem that first appeared to be a software problem, but actually was a hardware problem.

You have learned to:

- trigger one analyzer with the other
- time correlate measurement data
- interpret the Mixed mode display
- overlap timing waveforms

If you have an HP 1651A, you do not have enough channels to simultaneously capture all the data for a 68000. But, since you probably aren't working with 16-bit microprocessors, this exercise is still valuable because it shows you how to make the same kind of measurement on an eight-bit microprocessor.

10

Disc Drive Operations

Introduction

This chapter describes the disc operations of the HP 1650A/51A

The Disc Operations Available

Nine disc operations are available.

- **Load** - Instrument configurations and data can be loaded from the disc. Inverse assemblers can be loaded.
- **Store** - Instrument configurations and data can be stored on disc. System files cannot be stored.
- **Autoload** - Designates a configuration file to be loaded automatically the next time the HP 1650A/51A is turned on.
- **Copy** - Any file on the disc can be copied from one disc to another or to the same disc.
- **Duplicate Disc** - All files from one disc are copied to another disc. The directory and all files on the destination disc will be destroyed with this operation. The copied files are packed on the new disc as they are copied.
- **Pack Disc** - This function packs files on a disc. Packing removes all empty or unused sectors between files on a disc so that more space is available for files at the end of the disc.
- **Rename** - Any filename on a disc can be changed to another name.

- Purge - Any file on a disc can be purged (deleted) from the disc
- Format Disc - Any two sided 3.5-inch floppy disc can be formatted or initialized. The directory and all files on the disc will be destroyed with this operation.

Although default values are provided for these disc operations, you may have to specify additional information. This information is entered by selecting the appropriate fields displayed for each disc operation. Disc operations are initiated by selecting the Execute field. If there is a problem or additional information is needed to execute an operation, an advisory appears near the top center of the screen displaying the status of the operation (an error message, prompts to swap discs, etc.).

If executing a disc operation could destroy or damage a file, another pop-up appears with the options Cancel and Continue when you select Execute. If you don't want to complete the operation, select Cancel to cancel the operation. Otherwise, select Continue and the operation will be executed.

Getting into the Disc Menu

To display the DISC OPERATIONS menu press the I/O menu key. When the I/O pop-up menu appears, place the cursor on Disc Operations and press SELECT. You will see the DISC OPERATIONS menu

Filename	Type	Description
DFHTEST	config	TIMING DEMO
HI ED DEMO	config	HI ED MODE DEMO
• STATEDEMO	config	STATE DEMO
STATEDEMO	HF1650A	HF1650 System Software Rel.

Figure 10-1. Disc Operations Menu

Selecting a Disc Operation

To select a disc operation, place the cursor on the field directly below DISC OPERATIONS and press SELECT. You will see the following pop-up:

Load
Store
Autoload
Copy
Duplicate Disc
Pack Disc
Rename
Purge
Format Disc

Figure 10-2. Disc Operations Pop-up Menu

When the pop-up appears, place the cursor on the operation you want and press SELECT. After you select an option, the pop-up closes and displays the fields required for your operation. For example, select Store. The DISC OPERATIONS menu now looks like this:

DISC OPERATIONS			Done
Store	to file	STATEDEMO	
File description			Execute
Filename	Type	Description	
DPANTEST	config	TIMING DEMO	
MIXEDDEMO	config	MIXED MODE DEMO	
• STATEDEMO	config	STATE DEMO	•
SYSTEM	HP1650A	HP1650 System Software Rev. 07.11	

Figure 10-3. Store Operation

Disc Operation Parameters

The disc operation parameters consist of the information that the disc operation acts upon. They tell the logic analyzer the names, types, and descriptions of files being manipulated. To change these parameters, select the appropriate field and the field will either toggle to the opposite function or a pop-up will appear. If a pop-up appears, select the appropriate option or enter data with the keypad.

To initiate the disc operation function you have selected, place the cursor on Execute. A pop-up appears with Continue and Cancel. To continue, place the cursor on Continue and press SELECT. To cancel, place the cursor on Cancel and press SELECT. The Autoload, Pack Disc and Rename functions immediately execute since they are not destructive to the files. These functions do not give you the Cancel and Continue options.

Filename	Type	Description
DPWTEST	config	TIMING DEMO
MIXEDDEMO	config	MIXED MODE DEMO
• STATEDEMO	config	STATE DEMO
SYSTEM	HP1650A	HP1650 System Software Pev

Figure 10-4. Disc Operation Parameters

Installing a Blank Disc

Included with the HP 1650A/51A is a blank 3.5-inch flexible disc for your own use. To install the blank disc, hold the disc so that the Hewlett-Packard label is on top and the metal auto-shutter is away from you. Push the disc gently, but firmly, into the front disc drive until it clicks into place.

Note

The HP 1650A/51A disc drives use the gray Hewlett-Packard double-sided discs, which can be ordered in a package of ten with the Hewlett-Packard part number 92192A. DO NOT use single-sided discs with the HP 1650A/51A.




Figure 10-5 Installing a Disc

Formatting a Disc

Before any information can be stored on a new disc, you must first format it. Formatting marks off the sectors of the disc and creates the LIF (Logical Interchange Format) directory on the disc. If you initiate a Duplicate Disc operation, the logic analyzer will automatically format the destination disc.

Note

HP 1650A/51A does not support track sparing. If a bad track is found, the disc is considered bad. If a disc has been formatted elsewhere with track sparing, the HP 1650A/51A will only read up to the first spared track.

Select the Format Disc operation.




Figure 10-6. Format Disc Operation

After the Format Disc operation menu appears, the instrument reads the disc and tells its condition. One of three conditions can exist.

- If this is a new disc, or a disc formatted by a disc drive not using the LIF format, the menu will display UNSUPPORTED DISC FORMAT on the lower portion of the menu.

- If the disc is already formatted, but has no files, the menu will display No Files.
- If the disc already has files, a list of file names will appear on the lower portion of the menu along with a file type and description.

If any of the listed files need to be saved, copy them to another disc before initiating the Format Disc function. To initiate the Format Disc function, select Execute. When the pop-up appears, select Continue and the instrument will format the disc. Otherwise, select Cancel to cancel the Format Disc operation.

CAUTION

Once you press Continue, the Format Disc operation starts and permanently erases all the existing information from the disc. After that, there is no way to retrieve the original information.

Storing to a Disc

The Store operation allows you to store your configurations and data to a file with a description of its contents. You must assign a file name for each file in which you wish to store data.

Select the Store operation

DISC OPERATIONS Done

Store to file

File description

Execute

Filename	Type	Description
• AUTOLOAD	autoconfig	Power-up autoload configuration •
DFWTEST	config	TIMING DEMO
MI-EDDEMO	config	HIDDEN MODE DEMO
STATEDEMO	config	STATE DEMO
SYSTEM_	HP1650H	HP1650 System Software Rev 02.11

Figure 10-7. The Store Operation

To name your file, place the cursor on the field to the right of "to file" and press SELECT. The Alpha Entry pop-up appears.

Enter a filename that starts with a letter and contains up to ten characters. It can be any combination of letters and numbers, but there can be no blank spaces between any of the characters.

Entering a file description is the same process as naming a file, except you can enter up to 32 characters, start the description with a number, and enter spaces between characters.

Note

The field for "file description" makes it easier to identify the type of data in each file. This is for your convenience, but you can leave this field blank.

When you have completed entering the file name and file description, you initiate the store operation by placing the cursor on Execute and pressing SELECT. A pop-up appears with Continue and Cancel. To continue, place the cursor on Continue and press SELECT. To cancel, place the cursor on Cancel and press SELECT.

CAUTION

If you store a new configuration and data to an existing file, they are written over the original information, "DESTROYING" the original information in that file.

The Load Operation

The Load operation allows you to load previously stored configuration and data from a file on the disc.

Select the Load operation.

The screenshot shows a terminal window titled "DISC OPERATIONS". At the top right is a "Done" button. Below the title bar, there is a "Load" button selected, followed by "from file" and a text box containing "AUTLOAD". To the right of this is an "Execute" button. Below these controls is a table with three columns: "Filename", "Type", and "Description".

Filename	Type	Description
♦ AUTLOAD	autoconfig	Power-up autoload configuration ♦
DEFAHTEST	config	TIMING DEMO
MIXEDDEMO	config	MIXED MODE DEMO
STATEDEMO	config	STATE DEMO
SYSTEM_	HP1650A	HP1650 System Software Rev

Figure 10-8. The Load Operation

Note

The Load operation is type dependent. This means that you cannot load a system file. For example, if you try to load the file "SYSTEM_," an advisory "Warning Invalid file type" appears in the top center of the display.

To load the desired file, press the up/down ROLL key and rotate the KNOB until the desired file appears in the field to the right of "from file."

Note

Another way to enter the name of the file in the field to the right of "from file" is to select this field. When the Alpha Entry pop-up appears, enter the correct filename

Renaming a File

The Rename operation allows you to change the name of a file. The only restriction is that you cannot rename a file to an already existing filename.

Select the Rename operation. When you have completed entering a new file name and description, you initiate the Rename operation by placing the cursor on Execute and pressing SELECT.

Filename	Type	Description
◆ AUTOLOAD	autoconfig	Power-up autoloop configuration ◆
DFRANTEST	config	TIMING DEMO
MIKED DEMO	config	MIKED MODE DEMO
STATE DEMO	config	STATE DEMO
SYSTEM_	HP1650H	HP1650 System Software Rev

Figure 10-9. Renaming a File

Use either the KNOB or the Alpha Entry pop-up to enter the filename you wish to change in the field to the right of "file"

Move the cursor to the field to the right of "to" and press SELECT. When the Alpha Entry pop-up appears, enter the new file name. When you have completed entering the new file name, you initiate the rename operation by placing the cursor on Execute and pressing SELECT. The rename operation immediately executes and when it is completed, an advisory "Rename operation complete" is displayed.

The Autoload Operation

Autoload allows you to designate a configuration file to be loaded automatically the next time the HP 1650A/51A is turned on. When the Autoload operation is Enabled, your designated configuration file is loaded instead of the default configuration file. This allows you to change the default configuration of certain menus to a configuration that better fits your needs.

Select the Autoload operation. To Enable Autoload, select the Disable field and when the pop-up appears, select Enable.

With the up/down ROLL key and KNOB or the Alpha Entry pop-up, enter the name of the configuration file you wish to load in the field to the right of "File" and select Execute. The Autoload function is Enabled as shown after "Current Autoload status:" on the display.

Note

When power is applied to the logic analyzer, Autoload On or Off is determined by the presence of an enabled autoload file on the disc. If an enabled autoload file is present on the disc, the logic analyzer will load this configuration file instead of the standard configuration file.

DISC OPERATIONS			Done
Autoload	Enable	file	MI-500DEM0
Current autoload status		Enable	
Current autoload file		AUTOLDA0	
Execute			
Filename	Type	Description	
AUTOLDA0	autoconfig	Power-up autoload configuration	
CPARTTEST	config	TIMING DEMO	
• MIXEDDEM0	config	MIXED MODE DEMO	
STATEDEMT	config	STATE DEMO	
SYSTEML	HP1650M	HP1650 System Software Rev	

Figure 10-10. Autoload Operation Enabled.

To Disable the Autoload operation, select Enable and when the pop-up appears, select Disable. When the pop-up closes, select Execute and the Autoload function is disabled.

Purging a File

Select the Purge operation to Purge (delete) a file. With either the up/down ROLL key and KNOB or the Alpha Entry pop-up enter the file you wish to purge in the field to the right of "file". Select Execute and when the pop-up appears, select Continue and the file is purged from the disc.

CAUTION

Once EXECUTED, the Purge operation permanently erases the file. After that, there is no way to retrieve the original information.




Figure 10-11. Purging a File

Copying a File

The Copy operation allows you to copy a file to the same disc or another disc. Select the Copy operation. With either the up/down ROLL key and the KNOB or the Alpha Entry pop-up, enter the filename you wish to copy in the field to the right of "file." Select the field to the right of "to" and when the Alpha Entry pop-up appears, enter the name of the file you want to "copy to."

You can also copy a file to the same filename on another disc. To do this, select the "To" filename field, press the CLEAR ENTRY key, place the cursor on Done and press SELECT. This copies the original filename in the "To" filename field.

Select **Execute** to start the copy operation. A pop-up appears with instructions on what to do with the discs. Since you can copy a file to the same disc or another disc, simply follow the instructions as they apply to your situation and select **Continue** to continue.

- When "Insert the destination disc" appears, remove the source disc and insert the destination disc into the disc drive if you are copying the file to another disc. The cursor is located on "Continue," so to continue, press **SELECT**; otherwise, place the cursor on "Stop" and press **SELECT**. If you are copying to the same disc, press "Continue" without moving the disc.

If the file cannot be copied in a single operation, the instruction "Insert the source disc" will appear in the pop-up. Remove the destination disc, re-insert the source disc and select **Continue**. The logic analyzer reads another segment of the source file. It will then tell you when to re-insert the destination disc and continue.

Note

If the source file is large (ie. System file) you should use the Duplicate Disc operation. Duplicating large files using the Copy operation requires changing discs many times. This invites the possibility of losing track of the disc changes, which will destroy part or all of the files on the source disc.

When the copy operation is complete, you will see the new file name in the directory. The new file name will be inserted in the directory in alphabetical order.




Figure 10-12. Copy File Operation

The Pack Disc Operation

By deleting files from the disc and adding other files, you end up with blank areas on the disc (between files) that are too small for the new files you are creating. The Pack Disc operation packs the current files together, removing unused areas from between the files so that more space is available for files at the end of the disc.

Select the Pack Disc operation. To pack the disc, select Execute.




Figure 10-13. The Pack Disc Operation

Duplicating the Operating System Disc

The Duplicate Disc operation allows you to duplicate all the files on one disc to another disc. You use this operation to make a back-up copy of your important discs so you won't lose important data in the event the disc wears out, is damaged, or a file is accidentally deleted.

Select the Duplicate Disc operation and press Execute. When the pop-up appears you will see the following advisory




Figure 10-14. Duplicate Disc Pop-up

CAUTION

The original directory and files on the destination disc are destroyed by the DUPLICATE DISC operation.

To continue, select Continue. The instruction "Insert disc to be copied—hit select when ready" will be displayed. Insert the source disc and press SELECT. The logic analyzer reads the source disc and displays "Reading from source disc. Please wait..."

When the logic analyzer has filled memory or has read the entire source disc, it displays "Insert destination disc—hit select when ready." Remove the source disc, insert the destination disc and press SELECT. When the logic analyzer starts writing to the destination disc, you will see "Writing to destination disc. Please wait..."

Note

If the destination disc has not been formatted, the logic analyzer will automatically format the disc before it writes to it.

If the amount of data on the source disc exceeds the available memory in the logic analyzer, the logic analyzer will display "Insert the source disc—hit select when ready" again, and you will need to repeat the process of inserting the source disc, then the destination disc. Follow the directions on screen until the entire disc is duplicated.

When the entire disc is duplicated, you will see "Hit FORMAT key to copy another disc or insert system disc and hit SELECT to reboot." If you are finished duplicating discs, insert the system disc and press SELECT. The logic analyzer will load the system file and return you to the System Configuration menu.

11

Making Hardcopy Prints

Introduction

The HP 1650/51A Logic Analyzers allow you to print configurations, waveforms, and listings. Whenever your printer is connected to the logic analyzer and you instruct it to do so, it will print what is currently displayed on screen or all data in the menus having off-screen data.

This chapter shows you how to set up the logic analyzer's RS-232C interface for printers. If you have a Hewlett-Packard ThinkJet, QuietJet, or LaserJet series printer, the RS-232C interface is already set up for you with the exception of the printer type and page width.

If you have another kind of printer, refer to your printer manual for its interface requirements and change the logic analyzer's interface configuration as instructed.

Supported Printers

The HP 1650A/51A logic analyzers will support the following printers with RS-232C capabilities.

- HP ThinkJet (RS-232C switches set for HP controllers)
- HP QuietJet (factory settings)
- HP LaserJet (factory settings)
- Alternate

Alternate Printers

In addition to HP printers, the logic analyzers support Epson[®] compatible RS-232C printers. These alternate printers must support graphics.

When the logic analyzer's RS-232C configuration is set for alternate printers, it transmits data to the printer in the Epson[®] format.

Printers incompatible with either HP or Epson data transfer formats will not work with the HP 1650A/51A logic analyzers.

Hooking Up Your Printer

If your printer is already connected to the logic analyzer, skip to "Setting the RS-232C for HP Printers" on page 11-4. Otherwise, hooking up your HP printer is just a matter of having the correct RS-232C interface cable.

If you have an alternate printer, the type of connector on the printer end of the cable depends on your printer




Figure 11-1. Logic Analyzer to Printer Hook-up

Printer Cables

You can use either an HP 13242G or HP 92219H cable to connect the logic analyzer to the printer. However, the HP 13242G is the preferred cable since it can be used with either no protocol (hardware handshake) or XON/XOFF.

HP 13242G Cable

The HP 13242G cable has standard DB-25 connectors on each end and is wired for hardware handshake. The cable schematic is shown below.




Figure 11-2. HP 13242G Cable Schematic

Note

HP 13242G cable is symmetrical, therefore it doesn't matter which end of the cable is connected to which piece of equipment.

HP 92219H Cable The HP 92219H cable has standard DB-25 connectors on each end and is wired for XON/XOFF handshake. The cable schematic is shown below.




Figure 11-3. HP 92219H Cable Schematic

Setting RS-232C for HP Printers

All three series of HP printers (HP ThinkJet, HP LaserJet, and HP QuietJet) use the logic analyzer's RS-232C default configuration with only one or two changes depending on which printer you have.

Since the logic analyzer's default RS-232C configuration is set for the HP ThinkJet printer, no changes are needed for the HP ThinkJet.

The changes you need to make for the other HP printers are:

- Printer type for the HP LaserJet and HP QuietJet
- Paper width for the HP QuietJet

You access the printer type and page width fields by first accessing the I/O menu, then the RS-232C menu.

Setting RS-232C for Your Non-HP Printer

The following attributes of the RS-232C interface must be set to the correct configuration for your printer

- protocol
- number of data bits
- number of stop bits
- parity type
- baud rate
- paper width

You access these attribute fields by first accessing the I/O menu, then the RS-232C Configuration menu

Setting Paper Width

Paper width is set by toggling the Paper width : _____ field in the RS-232C Configuration menu. It tells the printer that you are sending up to 80 or 132 characters per line (only when you Print All) and is totally independent of the printer itself.

- If you select 132 characters per line (13.5 inches) when using other than an HP QuietJet selection, the listings are printed in a compressed mode. Compressed mode uses smaller characters to allow the printer to print more characters in a given width
- If you select 132 characters per line (13.5 inches) on an HP QuietJet, it can print a full 132 characters per line without going to compressed mode as long as you are using the proper width of paper in the printer.
- If you select 80 characters per line for any printer, a maximum of 80 characters are printed per line.

RS-232C Default Configuration

You can use the logic analyzer's default configuration (except for printer type and paper width) for all supported printers if you haven't changed the printer's RS-232C configuration.

The logic analyzer's default configuration is:

Protocol:	XON/XOFF
Data Bits:	8
Stop Bits:	1
Parity:	none
Baud rate:	9600
Printer:	ThinkJet
Paper width:	8.5 inches

Recommended Protocol

The recommended protocol is XON/XOFF. This allows you to use the simpler three-wire hook-ups.

Starting the Printout

When you are ready to print, you need to know whether there is more data than is displayed on screen. In cases where data is off screen (i.e., format specifications with all pods assigned to a single analyzer), you need to decide whether you want just the data that is on screen or all the data.

If you want just what is on screen, start the printout with the Print Screen option. If you want all the data, use the Print All option. Both options are in the I/O menu.

Once you decide which option to use, start the printout by placing the cursor on the print option (screen or all) and pressing SELECT.




Figure 11-4 I/O Menu

Print Screen The Print Screen option prints only what is displayed on screen at the time you initiate the printout. In the Print Screen mode, the printer uses its graphics capabilities and the printout will look just like the logic analyzer screen with only one exception: the cursor will not print.

Print All The Print All option prints not only what is displayed on screen, but also what is below, and, in the Format Specification, what is to the right of the screen at the time you initiate the printout.

Note

Make sure the first line you wish to print is at the top of the screen when you select Print All. Lines above the screen will not print.

Use this option when you want to print all the data in menus like:

- Timing Format Specifications
- State Format Specifications
- State Trace Specifications
- State Listing
- Symbols
- Disc Directory

What Happens during a Printout?

When you press SELECT to start the printout, the I/O menu pop-up disappears and an advisory "PRINT in progress" appears in the top center of the display. While the data is transferred to the printer, the only useable key is the STOP key. When the logic analyzer has completed the data transfer to the printer, the advisory "PRINT complete" appears and the keyboard becomes useable again.

The PRINT in progress advisory won't appear in your printout. If you press STOP while the data is being transferred to the printer, the transfer stops and the data already sent will print out. This causes an incomplete printout.

Connecting to Other HP Printers

The HP 1650A/51A can also be used with Hewlett-Packard printers that have RS-232C interface options. Simply connect the printer with the HP 13242G cable. Refer to table 11-1 for the appropriate selection for the RS-232C configuration of the HP 1650A/51A.

Table 11-1. HP Printer Selection

For this HP Printer	Select this Printer in RS-232C Configuration menu
HP 2631	QuietJet
HP 2671	ThinkJet
HP 2673	ThinkJet

Note

The above printers should work with the HP 1650A/51A logic analyzers. However, no tests have been made to verify that they will work completely. Therefore, proper operation is neither promised nor supported by Hewlett-Packard.

12

Probing

Introduction

This chapter contains a description of the probing system of the HP 1650A/51A logic analyzers. It also contains the information you need to connect the probe system components to each other, to the logic analyzer, and to the system under test.

Probing Options

You can connect the HP 1650A/51A logic analyzers to your system under test in one of four ways.

- HP 10320C User-definable Interface (optional)
- HP 10269C with microprocessor specific modules (optional)
- the standard HP 1650A/51A probes (general purpose probing)
- direct connection to a 20-pin 3M[®] Series type header connector using the optional termination adapter (HP part number 01650-63201).

The HP 10320C User-Definable Interface

The optional HP 10320C User-definable Interface module combined with the optional HP 10269C General Purpose Probe Interface allows you to connect the HP 1650A/51A logic analyzers to the microprocessor in your target system. The HP 10320C includes a breadboard (HP 64651B) which you custom wire for your system.


Also available as an option that you can use with the HP 10320C is the HP 10321A Microprocessor Interface Kit. This kit includes sockets, bypass capacitors, a fuse for power distribution, and wire-wrap headers to simplify wiring of your interface when you need active devices to support the connection requirements of your system.

You will find additional information about the HP 10320C and HP 10321A in the *Accessories for the HP 1650A/HP1651A and HP 16500A Logic Analyzers* data.

**The HP 10269C
General Purpose
Probe Interface**

Instead of connecting the probe tips directly to the signal lines, you may use the HP 10269C General Purpose Probe Interface (optional). This allows you to connect the probe cables (without the probes) to connectors on the interface. When the appropriate preprocessor is installed in the interface, you will have a direct connection between the logic analyzer and the microprocessor under test. See figure 12-1 for a basic block diagram.

There are a number of microprocessor specific preprocessors available as optional accessories which are listed in the *Accessories for the HP 1650A HP 1651A and HP 16500A Logic Analyzers* data sheet that came with your logic analyzer. Chapter 13 of this manual also introduces you to preprocessors and inverse assemblers



*NOT AVAILABLE ON HP1651A

Figure 12-1. HP 10269C with Preprocessor

General Purpose Probing General purpose probing involves connecting the probes directly to your target system without using the interface. General purpose probing does not limit you to specific hook-up schemes as the probe interface does.

The Termination Adapter The optional termination adapter (HP part number 01650-63201) allows you to connect the probe cables directly to test ports on your target system without the probes. However, since the probes contain the proper termination for the logic analyzer inputs, a termination must be provided when you aren't using the probes. The termination adapter provides this termination.

The termination adapter is designed to connect to a 20 (2x10) position, 4-wall, low profile header connector, 3M[®] Series 3592 or equivalent.

You connect the termination adapter to the probe cable in place of the pod connector and connect the other end of the adapter directly to your test port



Figure 12-2 Termination Adapter

The HP 1650A/51A Probing System

The standard HP 1650A/51A probing system consists of probes, pods, a probe cable and grabbers. This system is passive (has no active circuits at the outer end of the cable). This means that the pods and probes are smaller and lighter, making them easier to use.

The passive probe system is similar to the probe system used with high frequency oscilloscopes. It consists of a series R-C network (90.9 k Ω in parallel with 8 pF) at the probe tip, and a shielded resistive transmission line.

The advantages of this system are:

- 2 ns risetime with $\pm 5\%$ perturbations
- 8 pF input capacitance at the probe tip
- signal ground at the probe tip for higher speed timing signals
- inexpensive removable probe tip assemblies

Probes and Probe Pods

Probes and probe pods allow you to connect the logic analyzer to your system under test without the HP 10269C Probe Interface. This general purpose probing is useful for discrete digital circuits. Each probe and pod assembly contains 16 data channels, one clock channel, and pod ground.

Probe Pod Assembly

The pods, as they will be referred to for consistency, are the probe housings (as shown below) that group the 16 data lines, one clock line, and grounds, corresponding to a logic analyzer pod.




Figure 12-3 Probe Assembly

Probe Cable The probe pod cable contains 17 signal lines, 34 chassis ground lines and two power lines that are woven together. It is 4.5 feet long.

CAUTION

The probe grounds are chassis (earth) grounds, not "floating" grounds.

Both ends of the cable are alike so it doesn't matter which end you connect to the pods or logic analyzer. Each cable is capable of carrying 0.60 amps for preprocessor power. DO NOT exceed this 0.60 amps per cable or the cable will be damaged. Also, the maximum power available from the logic analyzer (all cables) is 2 amps at 5 volts.

Note

The preprocessor power source is fused. The fuse is located inside the logic analyzer. If a preprocessor appears to be malfunctioning, refer to the service manual for instructions on checking this fuse.

The probe cable connects the logic analyzer to the pods, termination adapter, or the HP 10269C General Purpose Probe Interface.

Probes Each probe is a 12 inch twisted pair cable and is connected to the probe cable at the pod. One end of each probe has a probe tip assembly where the input R-C network is housed and a lead that connects to the target system. The other end of the probe has a two-pin connector that connects to the probe cable.




Figure 12-4. Probe Cable

You can connect the probe directly to the test pins on your target system. To do so, you must use 0.63 mm (0.025 in.) square pins or round pins with a diameter of between 0.66 mm (0.026 in.) and 0.84 mm (0.033 in.).

Each probe has an input impedance of 100 k Ω in parallel with approximately 8 pF.




Figure 12-5. Probe Input Circuit

Probes can be grounded in one of two ways: a common pod ground and a probe ground for each probe.

Grabbers The grabbers have a hook that fits around IC pins and component leads and connects to the probes and the ground leads. The grabbers have been designed to fit on adjacent IC pins.

Pod Grounds Each pod is grounded by a pod ground lead that should always be used. You can connect the ground lead directly to a ground pin on your target system or use a grabber. The grabber connects to the ground lead the same way it connects to the probe lead.

To connect the ground lead to grounded pins on your target system, you must use 0.63 mm (0.025 in.) square pins or round pins with a diameter of 0.66 mm (0.026 in.) to 0.84 mm (0.033 in.).

Probe Grounds You can ground the probes in one of two ways. You can ground the probes with the pod ground only, however, the ground path won't be the same length as the signal path through the probe. If your probe ground path must be the same as your signal path, use the short ground lead (probe ground). The probe ground lead connects to the molded probe body via a pin and socket. You can then use a grabber or grounded pins on your target system the same way as the pod ground.




Figure 12-6. Probe Grounds

Note

For improved signal fidelity, use a probe ground for every four probes in addition to the pod ground.

If you need additional probe ground leads, order HP part number 01650-82103 from your nearest Hewlett-Packard sales office.

Signal Line Loading

Any signal line you intend to probe must be able to supply a minimum of 600 mV to the probe tip, which has an input impedance of 100 k Ω shunted by 8 pF. If the signal line is incapable of this, you will not only have an incorrect measurement but the system under test may also malfunction.

Maximum Probe Input Voltage

The maximum input voltage of each probe is ± 40 volts peak.

Pod Thresholds

There are two preset thresholds and a user-definable pod threshold for each pod. The two preset thresholds are ECL (-1.3 V) and TTL ($+1.6$ V). The user definable threshold can be set anywhere between -9.9 volts and $+9.9$ volts in 0.1 volt increments.

The pod thresholds of pods 1 and 2 in the HP 1651A and of pods 1, 2, and 3 in the HP 1650A can be set independently. The pod thresholds of pods 4 and 5 in the HP 1650A are slaved together; therefore, when you set the threshold on either pod 4 or 5, both thresholds will be the same.

Connecting the Logic Analyzer to the Target System

There are four ways you can connect the logic analyzer to your target system as previously mentioned at the beginning of this chapter: the probes (general purpose probing), the HP 10320C User-definable Interface, the HP 10269C with microprocessor specific preprocessor modules; and direct connection to a 20 pin 3M[®] Series type header connector using the optional termination adapter (HP part number 01650-63201).

Since the probe interface hook-ups are microprocessor specific, they will be explained in their respective operating notes. The rest of this chapter is dedicated to general purpose probing with the HP 1650A/51A probes

Connecting the Probe Cables to the Logic Analyzer

You connect the pod cables to the pod connectors on the rear panel of the logic analyzer. The connectors are keyed for proper orientation. You can connect either end of the cable to the rear panel since both ends of the cables are alike.




Figure 12.7. Probe Cable to Logic Analyzer Connections

Connecting the Pods to the Probe Cable

The pods of the HP 1650/51A differ from other logic analyzers in that they are passive (have no active circuits at the outer end of the cable). The pods, as they will be referred to for consistency, are the connector bodies (as shown below) that the probes are installed in when you receive your logic analyzer.




Figure 12-8. Connecting Pods to Probe Cables

To connect a pod to a cable, align the key on the cable connector with the slot on the pod connector and connect them the same way you connected the other end to the logic analyzer.

Disconnecting the Probes from the Pods

The probes are shipped already installed in the pods. However, you can disconnect any un-used probes from any of the pods. This keeps the un-used probes from getting in your way.

To disconnect a probe, insert the tip of a ball-point pen in the latch opening and push while gently pulling the probe out of the pod connector as shown below.




Figure 12-9. Disconnecting Probes from Pods

You connect the probes to the pods by inserting the double pin end of the probe into the pod. The probes and pod connector body are both keyed (beveled) so that they will fit together only one way.

**Connecting
the Grabbers to
the Probes**

You connect the grabbers to the probes by slipping the connector at the end of the probe onto the recessed pin in the side of the grabber. If you need to use grabbers for either the pod or the probe grounds, connect them to the ground leads the same way you connect them to the probes.




Figure 12-10. Connecting Grabbers to Probes

**Connecting
the Grabbers to
the Test Points**

The grabbers have a hook that fits around IC pins and component leads. You connect the grabber by pushing the rear of the grabber to expose the hook, hooking the lead and releasing your thumb as shown below.




Figure 12-11. Connecting Grabbers to Test Points

ds. So you can find the pods and probes you want to connect to your
| Cables target system, you need to be able to quickly identify them. Included
with your logic analyzer are self-adhesive labels for each pod, cable
and probe.

They come in sets. Each set has labels for each end of the cable— a
label for the pod connector body, a label for the clock probe and 15
labels for each of the channels.




Figure 12-12. Labeling Pods, Probes and Cables

13

Microprocessor Specific Measurements

Introduction

This chapter contains information about the optional accessories available for microprocessor specific measurements. In depth measurement descriptions are included in the operating notes that come with each of these accessories. The accessories you will be introduced to in this chapter are the preprocessor modules and the HP 10269C General Purpose Probe Interface.

Microprocessor Measurements

A preprocessor module enables you to quickly and easily connect the logic analyzer to your microprocessor under test. Most of the preprocessor modules require the HP 10269C General Purpose Probe Interface. The preprocessor descriptions in the following sections indicate which preprocessors require it.

Included with each preprocessor module is a 3.5-inch disc which contains a configuration file and an inverse assembler file. When you load the configuration file, it configures the logic analyzer for making state measurements on the microprocessor for which the preprocessor is designed. It also loads in the inverse assembler file

The inverse assembler file is a software routine that will display captured information in a specific microprocessor's mnemonics. The DATA field in the STATE LISTING is replaced with an inverse assembly field (see Figure 13-1). The inverse assembler software is designed to provide a display that closely resembles the original assembly language listing of the microprocessor's software. It also identifies the microprocessor bus cycles captured, such as Memory Read, Interrupt Acknowledge, or I/O write.

Label		ADDR	HEX	Mnemonic	Time	STAT
Base		Hex	hex	Rel	Hex	
-0002	0004F4	0F1E	*30.D0			28
-0001	0004F6	8930	program read	1.24 us		28
+0000	008930	CMPLB	#FF.D0	1.26 us		30
+0001	008932	00FF	program read	1.24 us		30
+0002	008934	BEDB	00892E	1.24 us		30
+0003	008936	CMPLB	***.D0	1.24 us		30
+0004	00892E	BSR B	00892A	1.76 us		30
+0005	008930	B03C	unused prefetch	1.24 us		30
+0006	0004F4	0000	program write	2.00 us		29
+0007	0004F6	8930	program write	1.48 us		29
+0008	00892A	JMPLB	0088C6(PC)	1.28 us		30
+0009	00892C	FF9A	program read	1.24 us		30
+0010	0088C6	BSR B	0088AE	1.72 us		30
+0011	0088C8	B03C	unused prefetch	1.28 us		30

Figure 13-1. State Listing with Mnemonics.

Microprocessors Supported by Preprocessors

This section lists the microprocessors that are supported by Hewlett-Packard preprocessors and the logic analyzer model that each preprocessor requires. Most of the preprocessors require the HP 10269C General Purpose Probe Interface. The HP 10269C accepts the specific preprocessor PC board and connects it to five connectors on the general purpose interface to which the logic analyzer probe cables connect.

Microprocessor Specific Measurements

Note

This chapter lists the preprocessors available at the time of printing. However, new preprocessors may become available as new microprocessors are introduced. Check with the nearest Hewlett-Packard sales office periodically for availability of new preprocessors.

Z80 CPU Package: 40-pin DIP

Accessories Required: HP 10300B Preprocessor
HP 10289C General Purpose Probe Interface

Maximum Clock Speed: 10 MHz clock input

Signal Line Loading: Maximum of one 74LS TTL load + 35 pF on any line

Microprocessor Cycles Identified: Memory read/write
I/O read/write
Opcode fetch
Interrupt acknowledge
RAM refresh cycles

Maximum Power Required: 0.3 A at + 5 Vdc, supplied by logic analyzer

Logic Analyzer Required: HP 1650A or HP 1651A

Number of Probes Used: Two 16-channel probes

NSC 800 CPU Package: 40-pin DIP

Accessories Required: HP 10303B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 4 MHz clock input

Signal Line Loading: Maximum of one HCMOS load + 35 pF on any line

Microprocessor Cycles Identified: Memory read/write
I/O read/write
Opcode fetch
Interrupt acknowledge
RAM refresh cycles
DMA cycles

Maximum Power Required: 0.1A at + 5 Vdc, supplied by logic analyzer

Logic Analyzer Required: HP 1650A or HP 1651A

Number of Probes Used: Two 16-channel probes

8085 CPU Package: 40-pin DIP

Accessories Required: HP 10304B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 6 MHz clock output (12 MHz clock input)

Signal Line Loading: Maximum of one 74LS TTL load + 35 pF on any line

Microprocessor Cycle Identified: Memory read/write
I/O read/write
Opcode fetch
Interrupt acknowledge

Maximum Power Required: 0.8 A at + 5 Vdc, supplied by logic analyzer

Logic Analyzer Required: HP 1650A or HP 1651A

Number of Probes Used: Two 16-channel probes

8086 or 8088 CPU Package: 40-pin DIP

Accessories Required HP 10305B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 10 MHz clock input (at CLK)

Signal Line Loading: Maximum of two 74ALS TTL loads + 40 pF
on any line

Microprocessor Cycles Identified: Memory read/write
I/O read/write
Code fetch
Interrupt acknowledge
Halt acknowledge
Transfer to 8087 or 8089
co-processors

Additional Capabilities: The 8086 or 8088 can be operating in
Minimum or Maximum modes. The logic
analyzer can capture all bus cycles
(including prefetches) or can capture only
executed instructions. To capture only
executed instructions, the 8086 or 8088
must be operating in the Maximum mode.

Maximum Power Required: 1.0 A at + 5 Vdc, supplied by the logic
analyzer

Logic Analyzer Required: HP 1650A

Number of Probes Used: Three 16-channel probes

80186 or 80188 CPU Package: 68-contact LCC

Accessories Required: HP 10306B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 8 MHz clock output (16 MHz
clock input)

Signal Line Loading: Maximum of two 74ALS TTL loads + 40 pF
on any line

Microprocessor Cycles Identified: Memory read/write (DMA and
non-DMA)
I/O read/write (DMA and
non-DMA)
Code fetch
Interrupt acknowledge
Halt acknowledge
Transfer to 8087, 8089, or 82586
co-processors

Additional Capabilities: The 80186 or 80188 can be operating in
Normal or Queue Status modes. The logic
analyzer can capture all bus cycles
(including prefetches) or can capture only
executed instructions

Maximum Power Required: 0.66 A at + 5 Vdc, supplied by logic
analyzer 80186/188 operating current
+0.15 A from system under test.

Logic Analyzer Required: HP 1650A

Number of Probes Used: Four 16-channel probes

80286 CPU Package: 68-contact LCC or 68-pin PGA

Accessories Required: HP 10312D Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 10 MHz clock output (20 MHz clock input)

Signal Line Loading: Maximum of two 74ALS TTL loads + 40 pF
on any line

Microprocessor Cycles Identified: Memory read/write
I/O read/write
Code fetch
Interrupt acknowledge
Halt
Hold acknowledge
Lock
Transfer to 80287 co-processor

Additional Capabilities: The logic analyzer captures all bus cycles,
including prefetches

Maximum Power Required: 0.66 A at +5 Vdc, supplied by logic
analyzer. 80286 operating current from
system under test.

Logic Analyzer Required: HP 1650A

Number of Probes Used Three 16-channel probes

80386 CPU Package: 132-pin PGA

Accessories Required: HP 10314B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 20 MHz clock output (40 MHz
clock input)

Signal Line Loading: Maximum of two 74ALS TTL loads + 80 pF
on any line

Microprocessor Cycles Identified: Memory read/write
I/O read/write
Code fetch
Interrupt acknowledge, type 0-255
Halt
Shutdown
Transfer to 8087, 80287, or 80387
co-processors

Additional Capabilities: The logic analyzer captures all bus cycles,
including prefetches

Maximum Power Required: 1.0 A at +5 Vdc, supplied by logic
analyzer

Logic Analyzer Required HP 1650A

Number of Probes Used: Five 16-channel probes

6800 or 6802 CPU Package: 40-pin DIP

Accessories Required: HP 10307B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 2 MHz clock input

Signal Line Loading: Maximum of 1 74LS TTL load + 35 pF on
any line

Microprocessor Cycle Identified: Memory read/write
DMA read/write
Opcode fetch/operand
Subroutine enter/exit
System stack push/pull
Halt
Interrupt acknowledge
Interrupt or reset vector

Maximum Power Required: 0.8A at +5 Vdc, supplied by logic
analyzer

Logic Analyzer Required: HP 1650A or HP 1651A

Number of Probes Used: Two 16-channel probes

6809 or 6809E CPU Package 40-pin DIP

Accessories Required: HP 10308B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 2 MHz clock input

Signal Line Loading: Maximum of one 74ALS TTL load + 35 pF on any line

Microprocessor Cycles Identified: Memory read/write
DMA read/write
Opcode fetch/operand
Vector fetch
Halt
Interrupt

Additional Capabilities: The preprocessor can be adapted to 6809/09E systems that use a Memory Management Unit (MMU). This adaptation allows the capture of all address lines on a physical address bus up to 24 bits wide.

Maximum Power Required: 1.0 A at +5 Vdc, supplied by logic analyzer

Logic Analyzer Required: HP 1650A or HP 1651A

Number of Probes Used: Two 16-channel probes

68008 CPU Package: 40-pin DIP

Accessories Required: HP 10310B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 10 MHz clock input

Signal Line Loading: Maximum of one 74S TTL load + one 74F
TTL load + 35 pF on any line

Microprocessor Cycles Identified: User data read/write
User program read
Supervisor read/write
Supervisor program read
Interrupt acknowledge
Bus grant
6800 cycle

Additional Capabilities: The logic analyzer captures all bus cycles,
including prefetches

Maximum Power Required: 0.4 A at +5 Vdc, supplied by logic
analyzer

Logic Analyzer Required: HP 1650A

Number of Probes Used: Three 16-channel probes

**68000 and 68010
(64-pin DIP)**

CPU Package: 64-pin DIP

Accessories Required: HP 10311B Preprocessor
HP 10269C General Purpose Probe Interface

Maximum Clock Speed: 12.5 MHz clock input

Signal Line Loading: Maximum of one 74S TTL load + one 74F
TTL load + 35 pF on any line

Microprocessor Cycles Identified: User data read/write
User program read
Supervisor read/write
Supervisor program read
Interrupt acknowledge
Bus Grant
6800 cycle

Additional Capabilities: The logic analyzer captures all bus cycles,
including prefetches

Maximum Power Required: 0.4 A at + 5 Vdc, supplied by the logic
analyzer

Logic Analyzer Required: HP 1650A

Number of Probes Used: Three 16-channel probes

**68000 and 68010
(68-pin PGA)**

CPU Package: 68-pin PGA

Accessories Required: HP 10311G Preprocessor

Maximum Clock Speed: 12.5 MHz clock input

Signal Line Loading: 100 k Ω + 10 pF on any line

Microprocessor Cycles Identified: User data read/write
User program read
Supervisor read/write
Supervisor program read
Interrupt acknowledge
Bus Grant
6800 cycle

Additional Capabilities: The logic analyzer captures all bus cycles,
including prefetches.

Maximum Power Required: None

Logic Analyzer Required: HP 1650A

Number of Probes Used: Three 16-channel probes

68020 CPU Package: 114-pin PGA

Accessories Required: HP 10313G

Maximum Clock Speed: 25 MHz clock input

Signal Line Loading: 100 k Ω + 10 pF on any line

Microprocessor Cycles Identified: User data read/write
User program read
Supervisor read/write
Supervisor program read
Bus Grant
CPU space accesses including:
Breakpoint acknowledge
Access level control
Coprocesor communication
Interrupt acknowledge

Additional Capabilities: The logic analyzer captures all bus cycles, including prefetches. The 68020 microprocessor must be operating with the internal cache memory disabled for the logic analyzer to provide inverse assembly.

Maximum Power Required: None

Logic Analyzer Required: HP 1650A

Number of Probes Used: Five 16-channel probes

Loading Inverse Assembler Files

You load the inverse assembler file by loading the appropriate configuration file. Loading the configuration file automatically loads the inverse assembler file.

Selecting the Correct File

Most inverse assembler discs contain more than one file. Each disc usually contains an inverse assembler file for use with the HP 10269C and preprocessor as well as a file for general purpose probing. Each inverse assembler filename has a suffix which indicates whether it is for the HP 10269C and preprocessor or general purpose probing. For example, filename C68000_I indicates a 68000 inverse assembler file for use with the HP 10269C and the 68000 preprocessor. Filename C68000_P is for general purpose probing. Specific file descriptions and recommended usage are contained in each preprocessor operating note.

Loading the Desired File

To load the inverse assembler file you want, insert the 3.5-inch disc you received with your preprocessor in the disc drive. Select the I/O menu. In the I/O menu, select DISC OPERATIONS. The logic analyzer will read the disc and display the disc directory.

Select the Load option and place the filename you want to load in the "from file" box. Place the cursor on Execute and press SELECT.

Place the cursor on the analyzer you want the file loaded into and press SELECT. An advisory "Loading file from disc" is displayed. When the logic analyzer has finished loading the file, you will see "Load operation complete."

The file is now loaded and the logic analyzer is configured for disassembly of acquired data.

Connecting the Logic Analyzer Probes

The specific preprocessor and inverse assembler you are using determines how you connect the logic analyzer probes. Since the inverse assembler files configure the **System Configuration**, **State Format Specification**, and **State Trace Specification** menus, you must connect the logic analyzer probe cables accordingly so that the acquired data is properly grouped for inverse assembly. Refer to the specific inverse assembler operating note for the proper connections.

How to Display Inverse Assembled Data

The specific preprocessor and inverse assembler you are using determines how the inverse assembled data is displayed. When you press RUN, the logic analyzer acquires data and displays the **State Listing** menu.

The **State Listing** menu will display as much information about the captured data as possible. For some microprocessors, the display will show a completely disassembled state listing.

Some of the preprocessors and/or the microprocessors under test do not provide enough status information to disassemble the data correctly. In this case, you will need to specify additional information (i.e., tell the logic analyzer what state contains the first word of an opcode fetch). When this is necessary an additional field (INVASM) will appear in the top center of the **State Listing** menu (see below). This field allows you to point to the first state of an Op Code fetch.

The screenshot shows a menu titled "68000STATE - State Listing". At the top center, there is a field labeled "Invasm" with a value of "0". Below this, there are three rows of settings:

Time Δ to Trigger	0 s
Time 0 to Trigger	0 s
Time ∇ to 0	0 s

On the left side, there is a "Markers" section with a "Time" field.

Figure 13-2 Inverse Assemble Field.

For complete details refer to the Operating Note for the specific preprocessor.

A

Error Messages

This appendix lists the error messages that require corrective action to restore proper operation of the logic analyzer. There are several messages that you will see that are merely advisories and are not listed here. For example, "Load operation complete" is one of these advisories.

The messages are listed in alphabetical order and in bold type.

Acquisition aborted. This message is displayed whenever data acquisition is stopped.

At least one edge is required. A state clock specification requires at least one clock edge. This message only occurs if you turn off all edges in the state clock specification.

Autoload file not of proper type. This message is displayed if any file other than an HP 1650A/51A configuration file is specified for an autoload file and the logic analyzer is powered up.

Autoscale aborted. This message is displayed when the STOP key is pressed or if a signal is not found 15 seconds after the initiation of autoscale.

BNC is being used as an ARM IN and cannot be used as an ARM OUT. This message is displayed when BNC arms machine 1 (or 2), machine 1 (or 2) arms machine 2 (or 1), and the BNC is specified as ARM OUT. It will not occur if BNC arms machine 1 (or 2), and machine 1 (or 2) arms BNC.

Configuration not loaded. Indicates a bad configuration file. Try to reload the file again. If the configuration file will still not load, a new disc and/or configuration file is required.

Copy operation complete. Indicates the copy operation has either successfully completed or has been stopped.

Correlation counter overflow. The correlation counter overflows when the time from when one machine's trigger to the second machine's trigger exceeds the maximum count. It may be possible to add a "dummy" state to the second machine's trigger specification that is closer in time to the trigger of the first machine.

Data can not be correlated—Time count need to be turned on. "Count" must be set to "Time" in both machines to properly correlate the data.

Destination write protected—file not copied. Make sure you are trying to copy to the correct disc. If so, set the write protect tab to the non-protect position and repeat the copy operation.

File not copied to disc—check disc. The HP 1650A/51A does not support track sparing. If a bad track is found, the disc is considered bad. If the disc has been formatted elsewhere with track sparing, the HP 1650A/51A will only read up to the first spared disc.

Hardware ERROR: trace point in count block. Indicates the data from the last acquisition is not reliable and may have been caused by a hardware problem. Repeat the data acquisition to verify the condition. If this message re-appears, the logic analyzer requires the attention of service personnel.

Insufficient memory to load IAL - load aborted. This message indicates that there is not a block of free memory large enough for the inverse assembler you are attempting to load even though there may be enough memory in several smaller blocks. Try to load the inverse assembler again. If this load is unsuccessful, load the configuration and inverse assembler separately.

Invalid file name. Check the file name. A file name must start with an alpha character and cannot contain spaces or slashes (/).

Inverse assembler not loaded—bad object code. Indicates a bad inverse assembler file on the disc. A new disc or file is required.

Maximum of 32 channels per label. Indicates an attempt to assign more than 32 channels to a label. Reassign channels so that no more than 32 are assigned to a label.

No room on destination—file not copied. Indicates the destination disc doesn't have enough room for the file you are attempting to copy. Try packing the disc and repeating the copy operation. If this is unsuccessful, you will need to use a different disc.

(x) Occurrences Remaining in Sequence. Indicates the logic analyzer is waiting for (x) number of occurrences in a sequence level of the trigger specification before it can go on to the next sequence level.

PRINT has been stopped. This message appears when the print operation has been stopped.

(x) Secs Remaining in Trace. Indicates the amount of time remaining until acquisition is complete in Glitch mode.

Search failed - O pattern not found. Indicates the O pattern does not exist in the acquired data. Check for a correct O marker pattern specification.

Search failed - X pattern not found. Indicates the X pattern does not exist in the acquired data. Check for a correct X marker pattern specification.

Slow Clock or Waiting for Arm. Indicates the state analyzer is waiting for a clock or arm from the other machine. Re-check the state clock or arming specification.

Slow or missing Clock. Indicates the state analyzer has not recognized a clock for 100 ms. Check for a missing clock if the intended clock is faster than 100 ms. If clock is present but is slower than 100 ms, the data will still be acquired when a clock is recognized and should be valid.

Specified inverse assembler not found. Indicates the inverse assembler specified cannot be found on the disc.

State clock violates overdrive specification. Indicates the data from the last acquisition is not reliable due to the state clock signal not being reliable. Check the clock threshold for proper setting and the probes for proper grounding.

States Remaining to Post Store. Indicates the number of states required until memory is filled and acquisition is complete.

Time count need to be turned on. This message appears when the logic analyzer attempts to time correlate data and "Count" is not set to "Time."

Transitions Remaining to Post Store. Indicates the number of transitions required until memory is filled and acquisition is complete.

Unsupported destination format—file not copied. Indicates the disc you have attempted to copy to is either not formatted or formatted in a format not used by the logic analyzer. Format the disc or use a properly formatted disc and repeat the copy operation.

Value out of range. Set to limit. Indicates an attempt to enter a value that is out of range for the specific variable. The logic analyzer will set the value to the limit of the variable range automatically.

Waiting for Arm. Indicates the arming condition has not occurred.

Waiting for Prestore. Indicates the prestore condition has not occurred (timing analyzer only).

Waiting for Trigger. Indicates the trigger condition has not occurred.

Warning: Chips not successfully running. Indicates the acquisition chips in the logic analyzer are not running properly. Press STOP and then RUN again. If the warning message reappears, refer the logic analyzer to service personnel.

Warning: Chips not successfully stopped. Indicates the acquisition chips in the logic analyzer are not stopping properly. Press RUN and then STOP again. If the warning message reappears, refer the logic analyzer to service personnel.

Warning: Duplicate label name. Indicates an attempt to assign an existing name to a new label.

Warning: Duplicate symbol name. Indicates an attempt to assign an existing name to a new symbol.

Warning: Invalid file type. Indicates an attempt to load an invalid file type. For example, the SYSTEM file can only be loaded on power-up and if you attempt to load it from the I/O menu, this message will appear.

Warning: No clock edge in other clock, added clock edge. This message only occurs in a state analyzer using mixed or demultiplexed clocks. It indicates there is no edge specified in either the master or slave clock. There must be at least one edge in each of the clocks.

Warning: Symbol memory full. Max 200 symbols. Indicates an attempt to store more than 200 symbols.

Warning: Run HALTED due to variable change. Indicates a variable has been changed during data acquisition in the continuous trace mode. The data acquisition will be halted and this message will be displayed when any variable affecting the system configuration, clock thresholds, clock multiplexing, or trace specification menus is changed during data acquisition.

B Installation

Introduction

This appendix contains information and instructions necessary for preparing the HP 1650A/51A Logic Analyzers for use. Included in this section are inspection procedures, power requirements, packaging information, and operating environment. It also tells you how to load the operating system and turn the logic analyzer on

Initial Inspection

Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. Accessories supplied with the instrument are listed under Accessories Supplied in section 1 of this manual. An overview of the self-test procedure is in Appendix D of this manual. The complete details of the procedure are in Chapter 6 of the Service manual. Electrical performance verification functions are also in Chapter 3 of the Service Manual.

If the contents are incomplete, if there is mechanical damage or defect, or if the instrument does not pass the Self Test Performance Verification, notify the nearest Hewlett-Packard Office. If the shipping container is damaged, or the cushioning materials show signs of stress, notify the carrier as well as the Hewlett-Packard Office. Keep all shipping materials for the carrier's inspection. The Hewlett-Packard office will arrange for repair or replacement at HP option without waiting for claim settlement.

Operating Environment

You may operate your logic analyzer in a normal lab or office type environment without any additional considerations. If you intend to use it in another type of environment, refer to Table E-2 in Appendix E for complete operating environment specifications. Note the non-condensing humidity limitation. Condensation within the instrument cabinet can cause poor operation or malfunction. Protection should be provided against temperature extremes which cause condensation.

Ventilation You must provide an unrestricted airflow for the fan and ventilation openings in the rear of the logic analyzer. However, you may stack the logic analyzer under, over, or in-between other instruments as long as the surfaces of the other instruments are not needed for their ventilation.

Storage and Shipping

This instrument may be stored or shipped in environments within the following limitations:

Temperature: -40°C to $+75^{\circ}\text{C}$
Humidity: Up to 90% at 65°C
Altitude: Up to 15,300 metres (50,000 feet)

Tagging for Service If the instrument is to be shipped to a Hewlett-Packard office for service or repair, attach a tag to the instrument identifying owner, address of owner, complete instrument model and serial numbers, and a description of the service required.

Original Packaging If the original packaging material is unavailable or unserviceable, materials identical to those used in factory packaging are available through Hewlett-Packard offices. If the instrument is to be shipped to a Hewlett-Packard office for service, tag the instrument (see "Tagging for Service"). Mark the container FRAGILE to ensure careful handling. In any correspondence, refer to the instrument by model number and full serial number.


Other Packaging The following general instructions should be followed for repacking with commercially available materials.

- a Wrap the instrument in heavy paper or plastic.

- b. Use a strong shipping container. A double-wall carton made of 350 lb. test material is adequate.
- c. Use a layer of shock-absorbing material 70 to 100 mm (3 to 4 inches) thick around all sides of the instrument to firmly cushion and prevent movement inside the container. Protect the control panel with cardboard.
- d. Seal the shipping container securely.
- e. Mark the shipping container **FRAGILE** to ensure careful handling.
- f. In any correspondence, refer to the instrument by model number and full serial number.

Removing Yellow Shipping Disc

Your logic analyzer is shipped with a protective yellow shipping disc in the disc drive. Before you can insert the operating system disc, you must remove the yellow shipping disc. Press the disc eject button as shown in figure B-1. The yellow shipping disc will pop out part way so you can pull it out of the disc drive.



1050/EX85

Figure B-1. Removing Yellow Shipping Disc

Power Requirements

The HP 1650A/51A requires a power source of either 115 or 230 Vac, -22% to +10%; single phase, 48 to 66 Hz; 200 Watts maximum power.

Power Cable**WARNING**

BEFORE CONNECTING THIS INSTRUMENT, the protective earth terminal of the instrument must be connected to the protective conductor of the (Mains) power cord. The Mains plug must be inserted in a socket outlet provided with a protective earth contact. The protective action must not be negated by the use of an extension cord (power cable) without a protective conductor (grounding). Grounding one conductor of a two conductor outlet does not provide an instrument ground.

This instrument is provided with a three-wire power cable. When connected to an appropriate AC power outlet, this cable grounds the instrument cabinet. The type of power cable plug shipped with the instrument depends on the country of destination. Refer to Table B-1 for power plugs and HP part numbers for the available plug configurations.

Table B-1. Power Cord Configurations

PLUG TYPE	CABLE PART NO	PLUG DESCRIPTION	LENGTH IN/CM	COLOR	COUNTRY
OPT 900 	8120-1351 8120-1703	Straight *BS1363A 90*	90/228 90/228	Gray Mint Gray	United Kingdom Cyprus Nigeria Zimbabwe Singapore
OPT 901 	8120-1389 8120-0696	Straight *NZSS198/ASC 90*	79/200 87/221	Gray Mint Gray	Australia New Zealand
OPT 902 	8120-1689 8120-1642 8120-2857	Straight *CEE7-V11 90* Straight (Shielded)	79/200 79/200 79/200	Mint Gray Mint Gray Coco Brown	East and West Europe Saudi Arabia So. Africa India (Unpolarized in many nations)
OPT 903 	8120-1376 8120-1521 8120-1992	Straight *NEMA5-15P 90* Straight (Medical) UL544	90/228 90/228 96/244	Jade Gray Jade Gray Black	United States Canada Mexico Philippines Taiwan
OPT 904 	8120-0698	Straight *NEMA6-15P	90/228	Black	United States Canada
OPT 905 	8120-1396 8120-1625	CEE22-V1 (System Cabinet Use) 250V	30/76 96/244	Jade Gray	For interconnecting system components and peripherals United States and Canada only
OPT 906 	8120-2104 8120-2296	Straight *SEV1011 1959-2450* Type 12 90*	79/200 79/200	Mint Gray Mint Gray	Switzerland
OPT 912 	8120-2956 8120-2957	Straight *DHCK107 90*	79/200 79/200	Mint Gray Mint Gray	Denmark
OPT 917 	8120-4610 8120-4211	Straight *SABS164 90*	79/200 79/200	Jade Gray	Republic of South Africa India
OPT 918 	8120-4753 8120-4754	Straight Mini 90*	90/230 90/230	Dark Gray	Japan

*Part number shown for plug is industry identifier for plug only. Number shown for cable is HP Part Number for complete cable including plug
 ** These cords are included in the CSA certification approval of the equipment.
 E = Earth Ground
 L = Line
 N = Neutral

Selecting the Line Voltage

The line voltage selector has been factory set to the line voltage used in your country. It is a good idea to check the setting of the line voltage selector so you become familiar with what it looks like. If the setting needs to be changed, follow the procedure in the next paragraph.

CAUTION

You can damage the logic analyzer if the module is not set to the correct position.




Figure B-2 Selecting the Line Voltage

You change the proper line voltage by pulling the fuse module out and reinserting it with the proper arrows aligned. To remove the fuse module, carefully pry at the top center of the module (as shown) until you can grasp and pull it out by hand.

Checking for the Correct Fuse

If you find it necessary to check or change fuses, remove the fuse module and look at each fuse for its amperage and voltage. Refer to figure B-3 to locate the 115 V and 230 V fuse locations. To remove the fuse module, carefully pry at the top center of the module (see figure B-2) until you can grasp and pull it out by hand.




Figure B-3. Checking for the Correct Fuse

Applying Power

When power is applied to the HP 1650A/51A, a power-up self test will be performed automatically. For information on the power-up self test, refer to Appendix D and Section 3 of the Service Manual.

Loading the Operating System

Before you can operate the instrument, you must load the operating system from the operating system disc. You received two identical operating system discs. You should mark one of them Master and store it in a safe place. Mark the other one Work and use only the work copy. This will provide you with a back-up in case your work copy becomes corrupt.

CAUTION

To prevent damage to your operating system disc, DO NOT remove the disc from the disc drive while it is running. Only remove it after the indicator light has gone out.

**Installing the
Operating System
Disc**

To load the logic analyzer's operating system, you must install the disc as shown below before you turn on the power. When the disc snaps into place, the disc eject button pops out and you are ready to turn on the logic analyzer.




Figure B-4. Installing the Operating System Disc.

The logic analyzer will read the disc and load the operating system. It will also run self-tests before it is ready for you to operate.

Line Switch

The line switch is located on the rear panel. You turn the instrument on by pressing the 1 on the rocker switch. Make sure the operating system disc is in the disc drive before you turn on the logic analyzer. If you forget the disc, don't worry, you won't harm anything. You will merely have to repeat the turn-on procedure with the disc in the drive.




Figure B-5. Line Switch.

Intensity Control

Once you have turned the instrument on, you may want to set the display intensity to a level that's more comfortable for you. You do this by turning the INTENSITY control on the rear panel.




Figure B-6. Intensity Control

Power-Up Self-Test

When you turn on the logic analyzer, it performs a series of self-tests. When it has successfully completed these tests, it loads the operating system into memory from the disc.

When the logic analyzer has completely loaded the operating system, it displays the System Configuration menu as shown below.

The screenshot shows a menu titled "System Configuration". It is divided into three main sections:

- Analyzer 1:** Contains a "Name" field with the value "MACHINE 1", a "Type" field with the value "Timing", and an "Autoscale" button. Below this is a "Pod 1" field.
- Analyzer 2:** Contains a "Type" field with the value "Df1" and a "Pod 5" field.
- Unassigned Pods:** A vertical list of four fields labeled "Pod 2", "Pod 3", "Pod 4", and "Pod 5".

Figure B-7. System Configuration Menu.

Note

This is the HP 1650A System Format Specification menu. If you have an HP 1651A, pod 1 will be assigned to analyzer 1 and pod 2 will be assigned to analyzer 2. There won't be any pods in the Unassigned Pods area of the display.

C

Operator's Maintenance

The only maintenance you need to do is clean the instrument exterior and periodically check the rear panel for air restrictions.

Use only MILD SOAP AND WATER to clean the cabinet and front panel. DO NOT use a harsh soap which will damage the water-base paint finish of the instrument.

D

Operator Self Tests

Introduction

This appendix gives you an overview of the self tests the logic analyzer runs when you turn it on. You can also access the self tests from the I/O menu. This appendix is not intended to provide service information, but to acquaint you with the tests. If service is required, it should be performed by qualified service personnel.

Self Tests

The power-up self test is a set of tests that are automatically performed when you apply power to the logic analyzer. You may perform the self tests individually to have a higher level of confidence that the instrument is operating properly. A message that the instrument has failed a test will appear if any problem is encountered during a test. The individual self tests are listed in the self test menu which is accessed via the I/O menu. The HP 1650A/51A self tests are on the operating system disc and the disc is required to run the tests.

Power-up Self Test

The power-up self test is automatically initiated at power-up by the HP 1650A/51A Logic Analyzer. The revision number of the operating system firmware is given in the upper right of the screen during the power-up self test. As each test is completed, either "passed" or "failed" will be displayed before the name of the test as shown.

PERFORMING POWER-UP SELF TESTS

passed ROM test
passed RAM test
passed Interrupt test
passed Display test
passed Keyboard test
passed Acquisition test
passed Threshold test
passed Disc test

LOADING SYSTEM FILE

As indicated by the last message, the HP 1650A/51A will automatically load the operating system from the disc in the disc drive. If the operating system disc is not in the disc drive, the message "SYSTEM DISC NOT FOUND" will be displayed at the bottom of the screen and "NO DISC" will be displayed in front of disc test in place of "passed."

If the "NO DISC" message appears, turn off the instrument, insert the operating system disc into the disc drive, and again apply power.

Selectable Self Tests Seven self tests may be accessed individually in the Self Test menu. The seven selectable self tests are:

- Data Acquisition
- RS-232-C
- External Trigger BNCs
- Keyboard
- RAM
- ROM
- Disc Drive
- Cycle through all tests

To select a test, place the cursor on the test name and press SELECT. A pop-up menu appears with a description of the test. The self test does not begin until the cursor is placed on Execute and the SELECT key is pressed.

When the test is complete, either "Passed", "Failed", or "Tested" will be displayed in the Self Test menu in front of the test. These tests are also used as troubleshooting aids. If a test fails, refer to Section 6 of the Service manual for information on the individual tests used for troubleshooting.

E

Specifications and Operating Characteristics

Specifications and Characteristics

This appendix lists the specifications, operating characteristics, and supplemental characteristics of the HP 1650A and HP 1651A Logic Analyzers.

Probes

Minimum Swing: 600 mV peak-to-peak.

Threshold Accuracy:

Voltage Range	Accuracy
-2.0 V to +2.0 V	+150 mV
-9.9 V to -2.1 V	+300 mV
+2.1 V to +9.9 V	-300 mV

Dynamic Range: ±10 volts about the threshold.

State Mode

Clock Repetition Rate: Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by >50 ns.

Clock Pulse Width: ≥10 ns at threshold.

Setup Time: Data must be present prior to clock transition, ≥ 10 ns.

Hold Time: Data must be present after rising clock transition; 0 ns.

Data must be present after falling clock transition, 0 ns (HP 1651A); data must be present after falling L clock transition, 0 ns (HP 1650A); data must be present after falling J, K, M, and N clock transition, 1 ns (HP 1650A).

Timing Mode **Minimum Detectable Glitch:** 5 ns wide at the threshold.

Probes

Input RC: 100 k Ω \pm 2% shunted by approximately 8 pF at the probe tip.

TTL Threshold Preset: +1.6 volts.

ECL Threshold Preset: -1.3 volts.

Threshold Range: -9.9 to +9.9 volts in 0.1 V increments

Threshold Setting: Threshold levels may be defined for pods 1 and 2 individually (HP 1651A). Threshold levels may be defined for pods 1, 2, and 3 individually and one threshold may be defined for pods 4 and 5 (HP 1650A).

Minimum Input Overdrive: 250 mV or 30% of the input amplitude, whichever is greater.

Maximum Voltage: \pm 40 volts peak.

Measurement Configurations

Analyzer Configurations:

	Analyzer 1	Analyzer 2
Timing	Off	Off
State	Off	Timing
Timing	State	Off
State	Off	State
Timing	State	State
State	Off	Timing
Timing	State	State
State	Off	Off

Channel Assignment: Each group of 16 channels (a pod) can be assigned to Analyzer 1, Analyzer 2, or remain unassigned. The HP 1650A contains 5 pods; the HP 1651A contains 2 pods.

State Analysis

Memory Data Acquisition: 1024 samples/channel.

Trace Specification **Clocks:** Five clocks (HP 1650A) or two clocks (HP 1651A) are available and can be used by either one or two state analyzers at any time. Clock edges can be ORed together and operate in single phase, two phase demultiplexing, or two phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock.

Clock Qualifier: The high or low level of four ORed clocks (HP 1650A) or one clock (HP1651A) can be ANDed with the clock specification. Setup time: 20 ns; hold time: 5 ns.

Pattern Recognizers: Each recognizer is the AND combination of bit (0, 1, or X) patterns in each label. Eight pattern recognizers are available when one state analyzer is on. Four are available to each analyzer when two state analyzers are on.

Range Recognizers: Recognizes data which is numerically between or on two specified patterns (ANDed combination of 0s and/or 1s). One range term is available and is assigned to the first state analyzer turned on. The maximum size is 32 bits

Qualifier: A user-specified term that can be anystate, nostate, a single pattern recognizer, range recognizer, or logical combination of pattern and range recognizers.

Sequence Levels: There are eight levels available to determine the sequence of events required for trigger. The trigger term can occur anywhere in the first seven sequence levels.

Branching: Each sequence level has a branching qualifier. When satisfied, the analyzer will restart the sequence or branch to another sequence level.

Occurrence Counter: Sequence qualifier may be specified to occur up to 65535 times before advancing to the next level.

Storage Qualification: Each sequence level has a storage qualifier that specifies the states that are to be stored

Enable/Disable: Defines a window of post-trigger storage. States stored in this window can be qualified

Prestore: Stores two qualified states that precede states that are stored

Tagging **State Tagging:** Counts the number of qualified states between each stored state. Measurement can be shown relative to the previous state or relative to trigger. Maximum count is 4.4×10^{12} (10 to the 12th power).

Time Tagging: Measures the time between stored states, relative to either the previous state or the trigger. Maximum time between states is 48 hours.

With tagging on, the acquisition memory is halved, minimum time between states is 60 ns

Symbols **Pattern Symbols:** User can define a mnemonic for the specific bit pattern of a label. When data display is SYMBOL, mnemonic is displayed where the bit pattern occurs. Bit pattern can include 0s, 1s, and don't cares.

Range Symbols: User can define a mnemonic covering a range of values. Bit pattern for lower and upper limits must be defined as a pattern of 0s and 1s. When data display is SYMBOL, values within the specified range are displayed as mnemonic \pm offset from base of range.

Number of Pattern and Range Symbols: 200 total. Symbols can be down-loaded over RS-232-C.

Timing Analysis

Transitional Timing Mode Sample is stored in acquisition memory only when the data changes. A time tag stored with each sample allows reconstruction of waveform display. Time covered by a full memory acquisition varies with the number of pattern changes in the data.

Sample Period: 10 ns.

Maximum Time Covered by Data: 5000 seconds.

Minimum Time Covered by Data: 10.24 μ s.

Glitch Capture Mode Data sample and glitch information stored every sample period.

Sample Period: 20 ns to 50 ms in a 1-2-5 sequence dependent on sec/div and delay settings.

Memory Depth: 512 samples/channel.

Time Covered by Data: Sample period X 512

Waveform Display Sec/div: 10 ns to 100 s; 0.01% resolution.

Delay: -2500 s to 2500 s; presence of data dependent on the number of transitions in data between trigger and trigger plus delay (transitional timing).

Accumulate: Waveform display is not erased between successive acquisitions.

Overlay Mode: Multiple channels can be displayed on one waveform display line. Primary use is to view summary of bus activity.

Maximum Number of Displayed Waveforms: 24

Channel-to-Channel Skew: 4 ns typical

Time Interval Accuracy: \pm (sample period + channel-to-channel skew + 0.01% of time interval reading).

Trigger Specification

Asynchronous Pattern: Trigger on an asynchronous pattern less than or greater than specified duration. Pattern is the logical AND of specified low, high, or don't care for each assigned channel. If pattern is valid but duration is invalid, there is a 20 ns reset time before looking for patterns again.

Greater Than Duration: Minimum duration is 30 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Accuracy is +0 ns to -20 ns. Trigger occurs at pattern + duration.

Less Than Duration: Maximum duration is 40 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Pattern must be valid for at least 20 ns. Accuracy is +20 ns to -0 ns. Trigger occurs at the end of the pattern.

Glitch/Edge Triggering: Trigger on glitch or edge following valid duration of asynchronous pattern while the pattern is still present. Edge can be specified as rising, falling or either. Less than duration forces glitch and edge triggering off.

Measurement and Display Functions

Autoscale (Timing Analyzer Only)

Autoscale searches for and displays channels with activity on the pods assigned to the timing analyzer.

Acquisition Specifications

Arming: Each analyzer can be armed by the run key, the other analyzer, or the external trigger in port.

Trace Mode: Single mode acquires data once per trace specification; repetitive mode repeats single mode acquisitions until stop is pressed or until time interval between two specified patterns is less than or greater than a specified value, or within or not within a specified range. There is only one trace mode when two analyzers are on.

- Labels** Channels may be grouped together and given a six character name. Up to 20 labels in each analyzer may be assigned with up to 32 channels per label. Primary use is for naming groups of channels such as address, data, and control busses.
- Indicators** **Activity Indicators:** Provided in the Configuration, State Format, and Timing Format menus for identifying high, low, or changing states on the inputs.
- Markers:** Two markers (X and 0) are shown as dashed lines on the Timing Waveforms display.
- Trigger:** Displayed as a vertical dashed line in the timing waveform display and as line 0 in the state listing display.
- Marker Functions** **Time Interval:** The X and 0 markers measure the time interval between one point on a timing waveform and trigger, two points on the same timing waveform, two points on different waveforms, or two states (time tagging on).
- Delta States (State Analyzer Only):** The X and 0 markers measure the number of tagged states between one state and trigger, or between two states.
- Patterns:** The X and 0 markers can be used to locate the nth occurrence of a specified pattern before or after trigger, or after the beginning of data. The 0 marker can also find the nth occurrence of a pattern before or after the X marker.
- Statistics:** X to 0 marker statistics are calculated for repetitive acquisitions. Patterns must be specified, for both markers and statistics are kept only when both patterns can be found in an acquisition. Statistics are minimum X to 0 time, maximum X to 0 time, average X to 0 time, and ratio of valid runs to total runs.
- Run/Stop Functions** **Run:** Starts acquisition of data in specified trace mode.
- Stop:** In single trace mode or the first run of a repetitive acquisition, STOP halts acquisition and displays the current acquisition data. For subsequent runs in repetitive mode, STOP halts acquisition of data and does not change current display.

Data Display/Entry **Display Modes:** State listing; timing waveforms; interleaved, time-correlated listing of two state analyzers (time tagging on); time-correlated state listing and timing waveform display (state listing in upper half, timing waveform in lower half, and time tagging on).

Timing Waveform: Pattern readout of timing waveforms at X or 0 marker.

Bases: Binary, Octal, Decimal, Hexadecimal, ASCII (display only), and User-defined symbols

Operating Environment

Temperature Instruments, 0° to 55° C (+32° to 131° F); probes and cables, 0° to 65° C (+32° to 149° F). Recommended temperature range for disc media, 10° to 50° C (+50° to 122° F).

Humidity Instruments up to 95% relative humidity at +40° C; (104° F) Recommended humidity range for disc media, 8% to 80% relative humidity at +40° C (+104° F).

Altitude To 4600 m (15,000 ft).

Vibration

Operating Random vibration 5-500 Hz, 10 minutes per axis, ≈ 2.41 g (rms).

Non-operating Random vibration 5-500 Hz, 10 minutes per axis, ≈ 2.41 g (rms); and swept sine resonant search, 5-500 Hz, .75 g (0-peak), 5 minute resonant dwell @ 4 resonances per axis.


Weight 10.0 kg (22 lbs) net; 18.2 kg (40 lbs) shipping.

Power 115V/230V, 48-66 Hz, 200 W max

Dimensions

Notes: 1. Dimensions are for general information only. If dimensions are required for building special enclosures, contact your HP field engineer.

2. Dimensions are in millimetres and (inches).



Index

This index covers the HP 1650A/51A Front-Panel Operation Reference. It does not cover the Setting Up the Logic Analyzer or the Getting Started Guide. Page numbers that begin with A-E are from appendices A-E. Sequences of pages are represented with a slash (/), e.g. 5-9/5-17. Primary references in multiple page references are in bold type, e.g. **6-6**.

A

- absolute, 5-46
- accumulate, **6-6**, E-5
- accuracy
 - time interval, E-6
- acquiring data
 - state, 8-12
 - timing, 7-9
 - timing/state, 9-5, 9-12
- acquisition
 - modes
 - fields, state trace, 5-64
 - glitch, 5-42
 - state, 5-64
 - timing, 5-41
 - transitional, 5-41
 - specifications, E-6
- activity indicators, **7-5**, 8-6
- alternate Printers, 11-1
- analyzer
 - configuration capabilities, 1-2, 1-3
 - how to switch between, 3-5
 - type, 5-4
- arming, E-6
- Armed by
 - state, 5-64
 - timing trace, 5-40
- ASCII, 5-30
- Autoload, 5-12, 10-1, 10-12
 - disable, 5-12
 - enable, 5

B

- base, **5-29**, 5-44, 5-73
- baud rate, 5-19
- bit assignment, 3-15
- BNCs, External Trigger 2-4
- branches, 5-65
 - restart, 5-65
 - per level, 5-66
- branching E-4
 - multiple levels, 5-68
 - secondary, 5-66

C

- cables
 - printer, **11-3**, 11-4
 - probe, 12-5
 - power, **B-4**, B-5
- Cancel, 5-10
- channel-to-channel skew, E-6
- CHS (change sign)
 - key, **2-3**, 3-4
- Clear Entry
 - key, **2-3**, 3-4
- clock, 3-7, **5-34**, E-3
 - demultiplex, 5-36/5-39
 - master, **5-37/5-39**
 - mixed, 5-38
 - normal, 5-36
 - pod, 5-36

- pulse width, E-1
- repetition rate, E-1
- slave, 5-37/5-39
- configurations
 - analyzer, 1-2, 1-3
 - measurement, E-3
- configuring
 - the logic analyzer, 7-3, 8-4, 9-3
 - the timing analyzer, 7-6, 9-9
 - the state analyzer, 8-7, 9-4
- connecting
 - grabbers to test points 12-12
 - logic analyzer to target system, 7-5, 8-6, 9-5, 9-8, 12-9
 - Pods to probe cable 12-10
 - probe cables to logic analyzer 12-9
- Continue, 5-10
- Copy, 5-13, 10-1
- copying a file, 10-14
- count, 5-68
- cursor 3-1, 3-2

D

- data
 - bits, 5-18
 - display, E-8
 - entry, E-8
 - alpha, 3-11
 - changing alpha entries, 3-12
 - numeric, 3-8/3-10
 - rolling, 3-13, 6-10
- Delay, 6-8, E-5
- Delta States, E-7
- disc
 - drive, 2-3
 - eject button, 2-3
 - format (LIF), 10-7
 - indicator light, 2-3
 - menu, 5-9/5-17, 10-3
 - getting into, 10-3
 - operation, 5-9
 - parameters, 10-5
 - operations, 10-1
 - Autoload, 10-12

- Copying a file, 10-14
- Formatting a disc, 10-7
- Load operation, 10-10
- Pack disc, 10-16
- Purging a file, 10-13
- Renaming a file, 10-11
 - selecting, 10-4
 - Storing to disc, 10-8
- installing discs, 10-5, 10-6, B-8
- yellow shipping disc, B-3
- disconnecting
 - probes from pods, 12-11
- display
 - key 2-2, 3-2
 - Mixed mode, 9-12
 - resolution (timing), 7-13
 - State/State Mixed mode, 6-16
 - time-correlated, 6-17
 - Timing/State Mixed mode, 6-15
- Don't Care
 - key, 2-3, 3-4
- Duplicate disc, 5-13, 10-1, 10-17

E

- ECL, 5-27
- edge(s)
 - specifying, 3-16
 - then find, 5-48/5-50
 - triggering, E-6
- enable/disable, E-4
- entering data
 - alpha, 3-11
 - changing alpha entries, 3-12
 - numeric, 3-8
- environment, operating, B-2, E-8
- error messages, A1
- external trigger BNCs, 2-4
 - configuration, 5-20

F

file description, 5-11, **10-9**
 filename 5-11, **10-9**
 Find pattern _____, 3-16
 format
 disc, 5-16, 10-2, **10-7**
 key, **2-2**, 3-2
 Full Qualification Specification, **5-54/5-56**
 fuse, B-7

G

general purpose probing, 12-3
 grabbers, 12-6
 grounds
 pod, 12-6
 probe, 12-7
 Glitch capture mode, E-5
 Greater than duration, **5-47/5-48**, E-6
 Glitch
 acquisition mode, 5-42
 triggering, 5-50
 glitch/edge triggering, E-6

H

holdtime, E-1
 Hex keys, 2-3, **3-3**

I

indicators, E-7
 activity, **7-5**, 8-6
 disc drive, 2-3
 initial inspection, B-1
 I/O
 key, **2-2**, **3-2**
 menu, 5-7
 installation, B-1
 Intensity control, **2-4**, B-9

interface
 RS-232C, **5-17/5-20**, 11-3, 11-4, 11-6, 11-8
 user, 1-1, **3-1**
 inverse assembled data
 How to display, **13-2**, 13-17
 inverse assembler files, 13-16

K

Knob, 1-1, 2-3, 3-1, **3-2**

L

Labeling Pods, Probes, and Cables, 12-13
 Labels, **5-24**, E-7
 Symbol table, 5-28
 Timing Trace Specification menu, 5-43
 Qualifier and Pattern, 5-73
 Timing Format Specification menu, 5-24
 line
 power module, 2-4, **B-6**
 switch, 2-4, **B-9**
 voltage, selecting, 2-4, **B-6**

M

machine, 1-2, **3-1**, 4-2
 maintenance, operator's, C-1
 marker(s)
 Delta states, E-7
 functions, E-7
 Off, 6-3
 Patterns
 state, 6-12
 timing, 6-4
 Statistics, 6-5, 6-14
 state, 6-14
 timing, 6-5
 Time, 6-3, 6-13
 state, 6-13
 timing, 6-3

- Time interval, E-7
- X & O, 7-11
- maximum probe input voltage, 12-8
- measurements
 - microprocessor, 13-2
 - timing, 7-1
 - state, 8-1
 - timing/state, 9-1
- memory
 - data acquisition, 5-42, 8-11, E-3
 - depth (Glitch), E-5
- menu
 - fields
 - How to select, 3-5
 - pop-up, 3-6
 - toggle, 3-8
- maps, 4-1
 - System/subsystem, 4-1, 4-3
 - I/O, 4-4
- menus, 5-1
 - Assignment/Specification, 3-4
 - Format specification, 5-21
 - How to select, 3-4
 - I/O, 5-7
 - pop-up, 3-6
 - State Format specification, 5-22, 5-23
 - State Listing, 6-10, 8-13
 - State Trace Specification, 5-22
 - subsystem level, 5-1, 5-21
 - System Configuration, 5-2
 - Returning to, 3-5
 - system level, 5-1
 - Timing Format Specification, 5-22, 5-24
 - Timing Trace Specification, 5-39
 - Timing Waveforms, 6-1, 7-11
 - Trace specification, 5-21
 - microprocessor
 - specific measurements, 13-1
 - supported preprocessors, 13-2
- Mixed mode, 6-15/6-16, 9-12

N

- name
 - analyzer, 3-11, 5-3

Index-4

- label, 5-25
- symbol, 5-31
- numeric entry (HEX)
 - keys, 2-3, 3-3

O

- occurrence counter, 5-60, E-4
- O to Trig(ger), 7-11
- operating system
 - disc, duplicating, 10-17
 - disc, installing, B-8
 - loading B-7
- operating characteristics, E-1
- operator's maintenance, C-1
- overlapping waveforms, 9-14
- Overlay mode, E-5

P

- Pack disc, 5-15, 10-1, 10-16
- paper width, 5-19, 11-5
- patterns, E-7
 - duration (present for ____), 5-47
 - fields, 5-73/5-75
 - find, 5-45
 - qualifier field, 5-74
 - recognizer, 5-32, E-3
 - specifying, 3-15
 - symbol, 5-32
- Parity, 5-18, 11-6
- Pods, 5-6, 12-4
 - ground, 12-6
 - thresholds, 3-9, 5-27, 12-8
- polarity (Pol), 5-25
- pop-up, 3-6
 - menus, 3-6
 - how to close, 3-7
 - options, 3-6
 - how to select, 3-6
- power
 - cable, B-4
 - requirements, B-4

Power-up Self-test, B-10, D-1
 preprocessors, 13-2
 print
 All, 5-8, 11-7
 Making hardcopy, 11-1
 Screen, 5-8, 11-7
 starting the printout, 11-6
 printer(s), 5-19
 alternate, 11-1
 cables, 11-3
 hooking up, 11-2
 other HP printers, 11-8
 supported, 11-1
 probes, 12-4, 12-5, E-1, E-2
 cable, 12-5
 cable connectors, 2-4
 grabbers, 12-6
 ground, 12-7
 maximum input voltage, 12-8
 pod assembly, 12-4
 Probing, 12-1
 general purpose, 12-3
 HP 1650A/51A system, 12-4
 options, 12-1
 termination adapter, 12-3
 Protocol, 5-18
 Purge, 5-12, 5-16, 10-1, 10-13

Q

qualification, storage, E-4
 qualifier, 5-53, E-4
 clock, E-3
 storage, 5-59
 branching, 5-59
 fields, 5-73, 5-74

R

range
 recognizer, 5-32, E-4
 symbol, 5-32
 qualifier field, 5-74

recognizers
 pattern, E-3
 range, 5-32, E-4
 Rename, 5-15, 10-1, 10-11
 repetitive
 trace mode (timing), 5-40
 trace mode (state), 5-64
 roll
 data, 3-13
 keys, 2-3, 3-3, 3-13
 ◀▶, 2-3, 3-13
 ▲▼, 2-3, 3-13
 RS-232C
 setting for HP printers, 11-4
 setting for non-HP printers, 11-5
 default configuration, 5-17, 11-6
 recommended protocol, 11-6
 interface connectors, 2-4
 run
 function, E-7
 key, 2-2, 3-1, 3-3

S

sample period, 6-3
 transitional, E-5
 glitch, E-5
 Select
 key, 2-3, 3-1, 3-3
 self-test, power-up, 5-20, B-10, D-1,
 selectable, D-2
 sequence levels, 5-57, E-4
 setup time, E-1
 single
 trace mode (timing), 5-40
 trace mode (state), 5-64
 signal line loading, 12-8
 supported printers, 11-1
 specifications, E-1
 specify edge, 3-16
 Starting the printout, 11-6

- State
 - analysis, E-3
 - analyzer
 - Finding the answer, 8-14
 - Problem solving with, 8-2
 - Specifying a trigger condition, 8-8
 - Specifying the J clock, 8-9
 - Using, 8-1
 - clock, 3-7
 - Listing menu, 3-14, 6-10, **8-13**
 - fields, 6-10
 - markers, 6-10
 - off, 6-12
 - patterns, 6-12
 - time, 6-13
 - statistics, 6-14
 - Pattern > _____, 6-14
 - mode, E-1
 - tagging, E-4
 - statistics, E-7
 - Stop
 - bits, **5-18**, 11-6
 - function, E-7
 - key, 2-2, 3-1, **3-3**
 - storage
 - qualification, E-4
 - macro, 5-60
 - storage and shipping, B-2
 - Store 5-11, 10-1, **10-8**
 - symbols, 5-28, E-4
 - name, 5-31
 - number of pattern and range, E-5
 - pattern, **5-32**, E-4
 - range, **5-32**, E-5
 - table
 - base, 5-28
 - label, 5-28
 - menu, 5-28
 - timing/state, 5-28
 - view size, 5-31
- T**
- Tagging, **5-68**, 5-69, 5-71, 5-72, E-4
 - state, E-4
 - time, E-4
 - Termination adapter, 12-3
 - threshold, pod, 3-9, **5-27**, 12-8
 - time
 - interval, E-7
 - accuracy, E-6
 - tagging, **5-69**, E-4
 - time-correlated
 - data, 9-11
 - displays, 6-17
 - timing
 - analysis, E-5
 - analyzer
 - Finding the answer, 7-15
 - Making the measurement, 7-14
 - Problem solving with, 7-2
 - Specifying a trigger condition, 7-8
 - Using, 7-1
 - Format Specification, 5-24
 - mode, E-2
 - Trace Specification menu, 5-39
 - fields, 5-40
 - trace mode, 5-40
 - single, 5-41
 - repetitive, 5-41
 - armed by, 5-40
 - acquisition mode, 5-41
 - transitional, 5-41
 - glitch, 5-42
 - label, 5-43
 - Timing/State analyzer
 - Finding the answer, 9-15
 - Interpreting the display, 9-13
 - Overlapping waveforms, 9-14
 - Problem solving with, 9-2
 - Using, 9-1
 - Timing Waveform Menu (Display) **6-2**, 7-11, E-5
 - display icons
 - vertical dotted line, 7-12
 - ▼ (inverted triangle), 7-12
 - X & O markers, 7-11
 - display resolution, 7-13

fields, 6-2
 At _____Marker_____, 6-6
 Delay, 6-8, E-5
 Time/Div (time per division), 6-8, E-5

markers, 6-3
 Accumulate mode, 6-6, E-5
 Off/Sample period, 6-3
 Patterns, 6-4
 Statistics, 6-5
 Time, 6-3
 maximum number of displayed waveforms, E-6

transitional timing mode, 5-41, E-5

trigger specification, 7-7, 8-10, 9-10, E-6

 asynchronous pattern, E-6

 duration, E-6

 greater than, E-6

 less than, E-6

 glitch/edge, E-6

trace

 key, 2-2, 3-2

 mode, 5-40, E-6

TTL, 5-27

U

user-defined, 5-27

user interface, 1-1, 3-1

V

ventilation, B-2

W

waveform display, see "Timing Waveforms Display"

X

to Trigger), 7-11

Y

yellow shipping disc, removing, B-3